

## Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <http://www.nxp.com>, <http://www.philips.com/> or <http://www.semiconductors.philips.com/>, use <http://www.nexperia.com>

Instead of [sales.addresses@www.nxp.com](mailto:sales.addresses@www.nxp.com) or [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com), use [salesaddresses@nexperia.com](mailto:salesaddresses@nexperia.com) (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © **Nexperia B.V. (year). All rights reserved.**

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via [salesaddresses@nexperia.com](mailto:salesaddresses@nexperia.com)). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# PEMD12; PUMD12

NPN/PNP resistor-equipped transistors;  
R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

Rev. 4 — 21 November 2011

Product data sheet

## 1. Product profile

### 1.1 General description

NPN/PNP double Resistor-Equipped Transistors (RET) in Surface-Mounted Device (SMD) plastic packages.

Table 1. Product overview

Type number	Package		PNP/PNP complement	NPN/NPN complement	Package configuration
	NXP	JEITA			
PEMD12	SOT666	-	PEMB2	PEMH2	ultra small and flat lead
PUMD12	SOT363	SC-88	PUMB2	PUMH2	very small

### 1.2 Features and benefits

- 100 mA output current capability
- Built-in bias resistors
- Simplifies circuit design
- Reduces component count
- Reduces pick and place costs
- AEC-Q101 qualified

### 1.3 Applications

- Low current peripheral driver
- Control of IC inputs
- Replaces general-purpose transistors in digital applications

### 1.4 Quick reference data



Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Per transistor; for the PNP transistor (TR2) with negative polarity</b>						
V <sub>CEO</sub>	collector-emitter voltage	open base	-	-	50	V
I <sub>O</sub>	output current		-	-	100	mA
R1	bias resistor 1 (input)		33	47	61	k $\Omega$
R2/R1	bias resistor ratio		0.8	1	1.2	



## 2. Pinning information

Table 3. Pinning

Pin	Description	Simplified outline	Graphic symbol
1	GND (emitter) TR1		
2	input (base) TR1		
3	output (collector) TR2		
4	GND (emitter) TR2		
5	input (base) TR2		
6	output (collector) TR1		

## 3. Ordering information

Table 4. Ordering information

Type number	Package		Version
	Name	Description	
PEMD12	-	plastic surface-mounted package; 6 leads	SOT666
PUMD12	SC-88	plastic surface-mounted package; 6 leads	SOT363

## 4. Marking

Table 5. Marking codes

Type number	Marking code <sup>[1]</sup>
PEMD12	D2
PUMD12	D*1

[1] \* = placeholder for manufacturing site code

## 5. Limiting values


**Table 6. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit	
<b>Per transistor; for the PNP transistor (TR2) with negative polarity</b>						
$V_{CBO}$	collector-base voltage	open emitter	-	50	V	
$V_{CEO}$	collector-emitter voltage	open base	-	50	V	
$V_{EBO}$	emitter-base voltage	open collector	-	10	V	
$V_I$	input voltage TR1					
	positive		-	+40	V	
	negative		-	-10	V	
	input voltage TR2					
	positive		-	+10	V	
	negative		-	-40	V	
$I_O$	output current		-	100	mA	
$I_{CM}$	peak collector current	single pulse; $t_p \leq 1$ ms	-	100	mA	
$P_{tot}$	total power dissipation	$T_{amb} \leq 25$ °C				
	PEMD12 (SOT666)		[1][2]	-	200	mW
	PUMD12 (SOT363)		[1]	-	200	mW
<b>Per device</b>						
$P_{tot}$	total power dissipation	$T_{amb} \leq 25$ °C				
	PEMD12 (SOT666)		[1][2]	-	300	mW
	PUMD12 (SOT363)		[1]	-	300	mW
$T_j$	junction temperature		-	150	°C	
$T_{amb}$	ambient temperature		-65	+150	°C	
$T_{stg}$	storage temperature		-65	+150	°C	

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

[2] Reflow soldering is the only recommended soldering method.




## 6. Thermal characteristics

**Table 7. Thermal characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Per transistor</b>						
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air				
			[1][2]	-	625	K/W
			[1]	-	625	K/W
<b>Per device</b>						
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air				
			[1][2]	-	417	K/W
			[1]	-	417	K/W


[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Reflow soldering is the only recommended soldering method.



FR4 PCB, standard footprint

**Fig 2. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration for PEMD12 (SOT666); typical values**



FR4 PCB, standard footprint

**Fig 3. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration for PUMD12 (SOT363); typical values**


## 7. Characteristics

**Table 8. Characteristics**

$T_{amb} = 25\text{ °C}$  unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Per transistor; for the PNP transistor (TR2) with negative polarity</b>						
$I_{CBO}$	collector-base cut-off current	$V_{CB} = 50\text{ V}; I_E = 0\text{ A}$	-	-	100	nA
$I_{CEO}$	collector-emitter cut-off current	$V_{CE} = 30\text{ V}; I_B = 0\text{ A}$	-	-	1	μA
		$V_{CE} = 30\text{ V}; I_B = 0\text{ A}; T_j = 150\text{ °C}$	-	-	5	μA
$I_{EBO}$	emitter-base cut-off current	$V_{EB} = 5\text{ V}; I_C = 0\text{ A}$	-	-	90	μA
$h_{FE}$	DC current gain	$V_{CE} = 5\text{ V}; I_C = 5\text{ mA}$	80	-	-	
$V_{CEsat}$	collector-emitter saturation voltage	$I_C = 10\text{ mA}; I_B = 0.5\text{ mA}$	-	-	150	mV
$V_{I(off)}$	off-state input voltage	$V_{CE} = 5\text{ V}; I_C = 100\text{ μA}$	-	1.2	0.8	V
$V_{I(on)}$	on-state input voltage	$V_{CE} = 0.3\text{ V}; I_C = 2\text{ mA}$	3	1.6	-	V
R1	bias resistor 1 (input)		33	47	61	kΩ
R2/R1	bias resistor ratio		0.8	1	1.2	
$C_c$	collector capacitance	$V_{CB} = 10\text{ V}; I_E = i_e = 0\text{ A}; f = 1\text{ MHz}$				
		TR1 (NPN)	-	-	2.5	pF
		TR2 (PNP)	-	-	3	pF
$f_T$	transition frequency	$V_{CE} = 5\text{ V}; I_C = 10\text{ mA}; f = 100\text{ MHz}$ <a href="#">[1]</a>				
		TR1 (NPN)	-	230	-	MHz
		TR2 (PNP)	-	180	-	MHz

[1] Characteristics of built-in transistor




- $V_{CE} = 5\text{ V}$
- (1)  $T_{amb} = 100\text{ °C}$
  - (2)  $T_{amb} = 25\text{ °C}$
  - (3)  $T_{amb} = -40\text{ °C}$

**Fig 4. TR1 (NPN): DC current gain as a function of collector current; typical values**




- $I_C/I_B = 20$
- (1)  $T_{amb} = 100\text{ °C}$
  - (2)  $T_{amb} = 25\text{ °C}$
  - (3)  $T_{amb} = -40\text{ °C}$

**Fig 5. TR1 (NPN): Collector-emitter saturation voltage as a function of collector current; typical values**




- $V_{CE} = 0.3\text{ V}$
- (1)  $T_{amb} = -40\text{ °C}$
  - (2)  $T_{amb} = 25\text{ °C}$
  - (3)  $T_{amb} = 100\text{ °C}$

**Fig 6. TR1 (NPN): On-state input voltage as a function of collector current; typical values**




- $V_{CE} = 5\text{ V}$
- (1)  $T_{amb} = -40\text{ °C}$
  - (2)  $T_{amb} = 25\text{ °C}$
  - (3)  $T_{amb} = 100\text{ °C}$

**Fig 7. TR1 (NPN): Off-state input voltage as a function of collector current; typical values**




$f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^\circ\text{C}$

**Fig 8. TR1 (NPN): Collector capacitance as a function of collector-base voltage; typical values**



$V_{CE} = 5 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$


**Fig 9. TR1 (NPN): Transition frequency as a function of collector current; typical values of built-in transistor**



$V_{CE} = -5 \text{ V}$

- (1)  $T_{amb} = 100 \text{ }^\circ\text{C}$
- (2)  $T_{amb} = 25 \text{ }^\circ\text{C}$
- (3)  $T_{amb} = -40 \text{ }^\circ\text{C}$


**Fig 10. TR2 (PNP): DC current gain as a function of collector current; typical values**



$I_C/I_B = 20$


- (1)  $T_{amb} = 100 \text{ }^\circ\text{C}$
- (2)  $T_{amb} = 25 \text{ }^\circ\text{C}$
- (3)  $T_{amb} = -40 \text{ }^\circ\text{C}$

**Fig 11. TR2 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values**




$V_{CE} = -0.3 \text{ V}$   
 (1)  $T_{amb} = -40 \text{ }^\circ\text{C}$   
 (2)  $T_{amb} = 25 \text{ }^\circ\text{C}$   
 (3)  $T_{amb} = 100 \text{ }^\circ\text{C}$

**Fig 12. TR2 (PNP): On-state input voltage as a function of collector current; typical values**




$V_{CE} = -5 \text{ V}$   
 (1)  $T_{amb} = -40 \text{ }^\circ\text{C}$   
 (2)  $T_{amb} = 25 \text{ }^\circ\text{C}$   
 (3)  $T_{amb} = 100 \text{ }^\circ\text{C}$

**Fig 13. TR2 (PNP): Off-state input voltage as a function of collector current; typical values**



$f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^\circ\text{C}$

**Fig 14. TR2 (PNP): Collector capacitance as a function of collector-base voltage; typical values of built-in transistor**



$V_{CE} = -5 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$


**Fig 15. TR2 (PNP): Transition frequency as a function of collector current; typical values of built-in transistor**

## 8. Test information

### 8.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101 - Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

## 9. Package outline



## 10. Packing information

**Table 9. Packing methods**

The indicated -xxx are the last three digits of the 12NC ordering code.<sup>[1]</sup>


Type number	Package	Description	Packing quantity			
			3000	4000	8000	10000
PEMD12	SOT666	2 mm pitch, 8 mm tape and reel	-	-	-315	-
		4 mm pitch, 8 mm tape and reel	-	-115	-	-
PUMD12	SOT363	4 mm pitch, 8 mm tape and reel; T1 <sup>[2]</sup>	-115	-	-	-135
		4 mm pitch, 8 mm tape and reel; T2 <sup>[3]</sup>	-125	-	-	-165

[1] For further information and the availability of packing methods, see [Section 14](#).

[2] T1: normal taping

[3] T2: reverse taping

**11. Soldering**






Fig 19. Reflow soldering footprint PUMD12 (SOT363)




Fig 20. Wave soldering footprint PUMD12 (SOT363)

## 12. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PEMD12_PUMD12 v.4	20111121	Product data sheet	-	PEMD12_PUMD12 v.3
Modifications:	<ul style="list-style-type: none"> <li>• The format of this document has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>• Legal texts have been adapted to the new company name where appropriate.</li> <li>• <a href="#">Section 1 "Product profile"</a>: updated</li> <li>• <a href="#">Section 4 "Marking"</a>: updated</li> <li>• <a href="#">Figure 1 to 15</a>: added</li> <li>• <a href="#">Section 6 "Thermal characteristics"</a>: updated</li> <li>• <a href="#">Table 8 "Characteristics"</a>: <math>V_{i(on)}</math> redefined to <math>V_{I(on)}</math> on-state input voltage, <math>V_{i(off)}</math> redefined to <math>V_{I(off)}</math> off-state input voltage, <math>I_{CEO}</math> updated, <math>f_T</math> added</li> <li>• <a href="#">Section 8 "Test information"</a>: added</li> <li>• <a href="#">Section 9 "Package outline"</a>: superseded by minimized package outline drawings</li> <li>• <a href="#">Section 10 "Packing information"</a>: added</li> <li>• <a href="#">Section 11 "Soldering"</a>: added</li> <li>• <a href="#">Section 13 "Legal information"</a>: updated</li> </ul>			
PEMD12_PUMD12 v.3	20031008	Product data sheet	-	PEMD12 v.2
PEMD12 v.2	20011107	Product specification	-	PEMD12 v.1
PEMD12 v.1	20010830	Preliminary specification	-	-
PUMD12 v.2	20010216	Product specification	-	PUMD12 v.1
PUMD12 v.1	19990426	Product specification	-	-

## 13. Legal information

### 13.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 13.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

## 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 14. Contact information

---

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 15. Contents

<b>1</b>	<b>Product profile</b> .....	<b>1</b>
1.1	General description .....	1
1.2	Features and benefits .....	1
1.3	Applications .....	1
1.4	Quick reference data .....	1
<b>2</b>	<b>Pinning information</b> .....	<b>2</b>
<b>3</b>	<b>Ordering information</b> .....	<b>2</b>
<b>4</b>	<b>Marking</b> .....	<b>2</b>
<b>5</b>	<b>Limiting values</b> .....	<b>3</b>
<b>6</b>	<b>Thermal characteristics</b> .....	<b>4</b>
<b>7</b>	<b>Characteristics</b> .....	<b>6</b>
<b>8</b>	<b>Test information</b> .....	<b>10</b>
8.1	Quality information .....	10
<b>9</b>	<b>Package outline</b> .....	<b>10</b>
<b>10</b>	<b>Packing information</b> .....	<b>10</b>
<b>11</b>	<b>Soldering</b> .....	<b>11</b>
<b>12</b>	<b>Revision history</b> .....	<b>13</b>
<b>13</b>	<b>Legal information</b> .....	<b>14</b>
13.1	Data sheet status .....	14
13.2	Definitions .....	14
13.3	Disclaimers .....	14
13.4	Trademarks .....	15
<b>14</b>	<b>Contact information</b> .....	<b>15</b>
<b>15</b>	<b>Contents</b> .....	<b>16</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 21 November 2011

Document identifier: PEMD12\_PUMD12