


EPC2012 – Enhancement Mode Power Transistor

V_{DSS} , 200 V

$R_{DS(ON)}$, 100 mΩ

I_D , 3 A

NEW PRODUCT



RoHS

Halogen-Free

Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(ON)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings			
V_{DS}	Drain-to-Source Voltage	200	V
I_D	Continuous ($T_A = 25^\circ C$, $\theta_{JA} = 70$)	3	A
	Pulsed ($25^\circ C$, $T_{pulse} = 300 \mu s$)	15	
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-5	
T_J	Operating Temperature	-40 to 125	°C
T_{STG}	Storage Temperature	-40 to 150	



EPC2012 eGaN® FETs are supplied only in passivated die form with solder bars

Applications

- High Speed DC-DC conversion
- Class D Audio
- Hard Switched and High Frequency Circuits

Benefits

- Ultra High Efficiency
- Ultra Low $R_{DS(on)}$
- Ultra low Q_G
- Ultra small footprint

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics ($T_J = 25^\circ C$ unless otherwise stated)					
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 V$, $I_D = 60 \mu A$	200		V
I_{DSS}	Drain Source Leakage	$V_{DS} = 160 V$, $V_{GS} = 0 V$		10	50
I_{GSS}	Gate-Source Forward Leakage	$V_{GS} = 5 V$		0.2	1
	Gate-Source Reverse Leakage	$V_{GS} = -5 V$		0.1	0.5
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 mA$	0.7	1.4	V
$R_{DS(ON)}$	Drain-Source On Resistance	$V_{GS} = 5 V$, $I_D = 3 A$		70	100
Source-Drain Characteristics ($T_J = 25^\circ C$ unless otherwise stated)					
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 A$, $V_{GS} = 0 V$, $T = 25^\circ C$		1.9	V
		$I_S = 0.5 A$, $V_{GS} = 0 V$, $T = 125^\circ C$		2	

All measurements were done with substrate shorted to source.

Thermal Characteristics			
		TYP	
R_{JJC}	Thermal Resistance, Junction to Case	7.6	°C/W
R_{JJB}	Thermal Resistance, Junction to Board	36	°C/W
R_{JJA}	Thermal Resistance, Junction to Ambient (Note 1)	85	°C/W

Note 1: R_{JJA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.
See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dynamic Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)					
C_{ISS}	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$		128	145	pF
C_{OSS}			73	95	
C_{RSS}			3.3	4.4	
Q_G	$V_{DS} = 100\text{ V}, I_D = 3\text{ A}$		1.5	1.8	nC
Q_{GD}			0.57	0.75	
Q_{GS}			0.33	0.41	
Q_{OSS}	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$		11	14	
Q_{RR}	Source-Drain Recovery Charge		0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs. V_{GS} for Various Drain Currents




Figure 4: $R_{DS(ON)}$ vs. V_{GS} for Various Temperatures










Figure 5: Capacitance**Figure 6: Gate Charge****Figure 7: Reverse Drain-Source Characteristics****Figure 8: Normalized On Resistance vs. Temperature****Figure 9: Normalized Threshold Voltage vs. Temperature****Figure 10: Gate Current**

All measurements were done with substrate shortened to source.

Figure 11: Transient Thermal Response Curves







Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION

4mm pitch, 8mm wide tape on 7" reel





Die is placed into pocket
solder bar side down
(face side down)


Dimension (mm)	EPC2012 (note 1)		
	target	min	max
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (note 2)	3.50	3.45	3.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (note 2)	2.00	1.95	2.05
g	1.5	1.5	1.6

Note 1: MSL1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.
Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket,
not the pocket hole.

DIE MARKINGS

DIE OUTLINE
Solder Bar View


Side View




DIM	MILLIMETERS		
	MIN	Nominal	MAX
A	1.681	1.711	1.741
B	0.889	0.919	0.949
C	0.660	0.663	0.666
D	0.251	0.254	0.257
E	0.230	0.245	0.260
F	0.251	0.254	0.257
G	0.600	0.600	0.600

**RECOMMENDED
LAND PATTERN
(units in μm)**

The land pattern is solder mask defined



Pad no. 1 is Gate
Pad no. 2 is Substrate
Pad no. 3 is Drain
Pad no. 4 is Source



Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

Information subject to change without notice.
Revised October, 2012