FAIRCHILD

SEMICONDUCTOR

FIN1048 3.3V LVDS 4-Bit Flow-Through **High Speed Differential Receiver**

General Description

This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1048 can be paired with its companion driver, the FIN1047, or any other LVDS driver.

Features

- Greater than 400Mbs data rate
- Flow-through pinout simplifies PCB layout
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 2.5ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Fail safe protection for open-circuit, shorted and terminated conditions
- Meets or exceeds the TIA/EIA-644 LVDS standard ■ Pin compatible with equivalent RS-422 and LVPECL
- devices 16-Lead SOIC and TSSOP packages save space

Ordering Code:

Order Number	Package Number	Package Description			
FIN1048M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
FIN1048MTC	MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					

Connection Diagram



Pin Descriptions

Pin Name	Description
R _{OUT1} , R _{OUT2} , R _{OUT3} , R _{OUT4}	LVTTL Data Outputs
R _{IN1+} , R _{IN2+} , R _{IN3+} , R _{IN4+}	Non-Inverting LVDS Inputs
R _{IN1-} , R _{IN2-} , R _{IN3-} , R _{IN4-}	Inverting LVDS Inputs
EN	Driver Enable Pin
EN	Inverting Driver Enable Pin
V _{CC}	Power Supply
GND	Ground

Function Table

	Outputs			
EN	EN	R_{IN^+}	R _{OUT-}	R _{OUT}
Н	L or Open	Н	L	Н
Н	L or Open	L	Н	L
Н	L or Open	Fail Safe Condition		Н
Х	Н	Х	Х	Z
L or Open	Х	Х	Х	Z
H = HIGH Logic Level L = LOW Logic Level X = Don't Care Z = High Impedance Fail Safe = Open, Shorted, Terminated				

© 2003 Fairchild Semiconductor Corporation DS500588 www.fairchildsemi.com

September 2001 Revised August 2003

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (V _{IN})	-0.5V to +4.6V
DC Input Voltage (V _{OUT})	-0.5V to 6V
DC Output Current (I _O)	16 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Max Junction Temperature (T _J)	150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	≥ 10,000V
ESD (Machine Model)	≥ 450V

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.0V to 3.6V
Magnitude of Differential Voltage	
(V _{ID})	100mV to V _{CC}
Common-Mode Input Voltage (VIC)	0.05V to 2.35V
Input Voltage (V _{IN})	0 to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V _{TH}	Differential Input Threshold HIGH	See Figure 1 and Table 1			100	mV
V _{TL}	Differential Input Threshold LOW	See Figure 1 and Table 1	-100			mV
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{CC}$			±20	μA
I _{I(OFF)}	Power-Off Input Current	$V_{CC} = 0V, V_{IN} = 0V \text{ or } 3.6V$			±20	μA
V _{IH}	Input High Voltage (EN or EN)		2.0		V _{CC} + 1.0	V
V _{IL}	Input Low Voltage (EN or EN)		GND		0.8	V
V _{OH}	Output HIGH Voltage	$I_{OH} = -100 \ \mu A$	V _{CC} -0.2			V
		I _{OH} = -8 mA	2.4			v
V _{OL}	Output LOW Voltage	I _{OH} = 100 μA			0.2	V
		I _{OL} = 8 mA			0.5	v
I _{OZ}	Disabled Output Leakage Current	$EN = 0.8$ and $EN^{\star} = 2V, V_{OUT} = 3.6V \text{ or } 0V$			±20	μA
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA	-1.5			V
I _{ccz}	Disabled Power Supply Current	Receiver Disabled			5	mA
I _{CC}	Power Supply Current	Receiver Enabled, ($R_{IN+} = 1V$ and $R_{IN-} = 1.4V$)			15	mA
		or (R _{IN+} = 1.4V and R _{IN-} = 1V)			10	mA
C _{IN}	Input Capacitance			3.5		pF
C _{OUT}	Output Capacitance			6		pF

Note 2: All typical values are at $T_A=25^\circ C$ and with $V_{CC}=3.3 V.$

Over supply voltage and operating temperature ranges, unless otherwise specified

FIN1048

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLH}	Propagation Delay LOW-to-HIGH		1.0		2.5	ns
t _{PHL}	Propagation Delay HIGH-to-LOW		1.0		2.5	ns
t _{TLH}	Output Rise Time (20% to 80%)	V _{ID} = 400 mV, C _L = 10 pF,		0.7	1.2	ns
t _{THL}	Output Fall Time (80% to 20%)	$R_L = 1k\Omega$		0.7	1.2	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}	See Figure 1 and Figure 2			0.4	ns
t _{SK(LH)}	Channel-to-Channel Skew				0.3	ns
t _{SK(HL)}	(Note 4)				0.5	115
t _{SK(PP)}	Part-to-Part Skew (Note 5)				1.0	ns
f _{MAX}	Maximum Operating Frequency (Note 6)	$R_L = 1k\Omega$, $C_L = 10 \text{ pF}$, see Figure 1 and Figure 2	200	375		MHz
t _{ZH}	LVTTL Output Enable Time from Z to HIGH				6.0	ns
t _{ZL}	LVTTL Output Enable Time from Z to LOW	$R_L = 1k\Omega$, $C_L = 10 \text{ pF}$,			6.0	ns
t _{HZ}	LVTTL Output Disable Time from HIGH to Z	See Figure 3		1	6.0	ns
t _{LZ}	LVTTL Output Disable Time from LOW to Z	7		1	6.0	ns

Note 3: All typical values are at T_A = 25°C and with V_{CC} = 3.3V.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1$ ns, $V_{ID} = 300$ mV, (1.05V to 1.35V pp), 50% duty cycle; Output duty cycle 40% to 60%, $V_{OL} < 0.5V$, $V_{OH} > 2.4V$. All channels switching in phase.



Note A: All differential input pulses have frequency = 10MHz, t_R or t_F = 1ns

Note B: \mathbf{C}_{L} includes all probe and jig capacitances

FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit

TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages (V)		Resulting Differential Input	Resulting Common Mode Input		
		Voltage (mA)	Voltage (V)		
VIA	V _{IB}	V _{ID}	V _{IC}		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		

www.fairchildsemi.com









www.fairchildsemi.com