

MSC8122

Quad Core 16-Bit Digital Signal Processor




Figure 1. MSC8122 Block Diagram

The raw processing power of this highly integrated system-on-a-chip device will enable developers to create next-generation networking products that offer tremendous channel densities, while maintaining system flexibility, scalability, and upgradeability. The MSC8122 is offered in three core speed levels: 300, 400, and 500 MHz.

What's New?

Rev. 12 includes the following:
 • Chapter 2 updates Figure 2-11 for reset timing.

The MSC8122 is a highly integrated system-on-a-chip that combines four SC140 extended cores with an RS-232 serial interface, four time-division multiplexed (TDM) serial interfaces, thirty-two general-purpose timers, a flexible system interface unit (SIU), an Ethernet interface, and a multi-channel DMA engine. The four extended cores can deliver a total 4800/6400/8000 DSP MMACS performance at 300/400/500 MHz.

Each core has four arithmetic logic units (ALUs), internal memory, a write buffer, and two interrupt controllers. The MSC8122 targets high-bandwidth highly computational DSP applications and is optimized for wireless transcoding and packet telephony as well as high-bandwidth base station applications. The MSC8122 delivers enhanced performance while maintaining low power dissipation and greatly reducing system cost.

Table of Contents

| | | |
|------------------|---|------|
| | Features | iv |
| | Product Documentation | ix |
| Chapter 1 | Signals/Connections | |
| | 1.1 Power Signals | 1-3 |
| | 1.2 Clock Signals | 1-3 |
| | 1.3 Reset and Configuration Signals..... | 1-3 |
| | 1.4 Direct Slave Interface, System Bus, Ethernet, and Interrupt Signals | 1-4 |
| | 1.5 Memory Controller Signals | 1-14 |
| | 1.6 GPIO, TDM, UART, and Timer Signals..... | 1-16 |
| | 1.7 Dedicated Ethernet Signals..... | 1-23 |
| | 1.8 EOnCE Event and JTAG Test Access Port Signals | 1-24 |
| | 1.9 Reserved Signals..... | 1-24 |
| Chapter 2 | Specifications | |
| | 2.1 Maximum Ratings..... | 2-1 |
| | 2.2 Recommended Operating Conditions | 2-2 |
| | 2.3 Thermal Characteristics | 2-3 |
| | 2.4 DC Electrical Characteristics..... | 2-3 |
| | 2.5 AC Timings..... | 2-4 |
| Chapter 3 | Packaging | |
| | 3.1 Package Description | 3-1 |
| | 3.2 MSC8122 Package Mechanical Drawing..... | 3-20 |
| Chapter 4 | Design Considerations | |
| | 4.1 Start-up Sequencing Recommendations | 4-1 |
| | 4.2 Power Supply Design Considerations..... | 4-1 |
| | 4.3 Connectivity Guidelines | 4-3 |
| | 4.4 External SDRAM Selection..... | 4-4 |
| | 4.5 Thermal Considerations..... | 4-5 |

Data Sheet Conventions


OVERBAR Used to indicate a signal that is active when pulled low (For example, the $\overline{\text{RESET}}$ pin is active when low.)

“asserted” Means that a high true (active high) signal is high or that a low true (active low) signal is low

“deasserted” Means that a high true (active high) signal is low or that a low true (active low) signal is high

| Examples: | Signal/Symbol | Logic State | Signal State | Voltage |
|-----------|-------------------------|-------------|--------------|-------------------------------|
| | $\overline{\text{PIN}}$ | True | Asserted | $V_{\text{IL}}/V_{\text{OL}}$ |
| | $\overline{\text{PIN}}$ | False | Deasserted | $V_{\text{IH}}/V_{\text{OH}}$ |
| | PIN | True | Asserted | $V_{\text{IH}}/V_{\text{OH}}$ |
| | PIN | False | Deasserted | $V_{\text{IL}}/V_{\text{OL}}$ |

Note: Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.



- Notes:**
1. The arrows show the data transfer direction.
 2. The QBus interface includes a bus switch, write buffer, fetch unit, and a control unit that defines four QBus banks. In addition, the QBC handles internal memory contentions.

Figure 2. SC140 Extended Core Block Diagram

Features

| Feature | Description |
|---|--|
| SC140 Cores | <p>Four SC140 cores:</p> <ul style="list-style-type: none"> • Up to 8000 MMACS using 16 ALUs running at up to 500 MHz. • A total of 1436 KB of internal SRAM (224 KB per core + 16 KB ICache per core + the shared M2 memory). <p>Each SC140 core provides the following:</p> <ul style="list-style-type: none"> • Up to 2000 MMACS using an internal 500 MHz clock. A MAC operation includes a multiply-accumulate command with the associated data move and pointer update. • 4 ALUs per SC140 core. • 16 data registers, 40 bits each. • 27 address registers, 32 bits each. • Hardware support for fractional and integer data types. • Very rich 16-bit wide orthogonal instruction set. • Up to six instructions executed in a single clock cycle. • Variable-length execution set (VLES) that can be optimized for code density and performance. • IEEE Std 1149.1™ JTAG port. • Enhanced on-device emulation (EOnCE) with real-time debugging capabilities. |
| Extended Core | <p>Each SC140 core is embedded within an extended core that provides the following:</p> <ul style="list-style-type: none"> • 224 KB M1 memory that is accessed by the SC140 core with zero wait states. • Support for atomic accesses to the M1 memory. • 16 KB instruction cache, 16 ways. • A four-entry write buffer that frees the SC140 core from waiting for a write access to finish. • External cache support by asserting the global signal (GBL) when predefined memory banks are accessed. • Programmable interrupt controller (PIC). • Local interrupt controller (LIC). |
| Multi-Core Shared Memories | <ul style="list-style-type: none"> • 476 KB M2 memory (shared memory) working at the core frequency, accessible from the local bus, and accessible from all four SC140 cores using the MQBus. • 4 KB bootstrap ROM. |
| M2-Accessible Multi-Core Bus (MQBus) | <ul style="list-style-type: none"> • A QBus protocol multi-master bus connecting the four SC140 cores to the M2 memory. • Data bus access of up to 128-bit read and up to 64-bit write. • Operation at the SC140 core frequency. • A central efficient round-robin arbiter controlling SC140 core access on the MQBus. • Atomic operation control of access to M2 memory by the four SC140 cores and the local bus. |
| Internal PLL | <ul style="list-style-type: none"> • Generates up to 500 MHz core clock and up to 166 MHz bus clocks for the 60x-compatible local and system buses and other modules. • PLL values are determined at reset based on configuration signal values. |
| 60x-Compatible System Bus | <ul style="list-style-type: none"> • 64/32-bit data and 32-bit address 60x bus. • Support for multiple-master designs. • Four-beat burst transfers (eight-beat in 32-bit wide mode). • Port size of 64, 32, 16, and 8 controlled by the internal memory controller. • Bus can access external memory expansion or off-device peripherals, or it can enable an external host device to access internal resources. • Slave support, direct access by an external host to internal resources including the M1 and M2 memories. • On-device arbitration between up to four master devices. |
| Direct Slave Interface (DSI) | <p>A 32/64-bit wide slave host interface that operates only as a slave device under the control of an external host processor.</p> <ul style="list-style-type: none"> • 21–25 bit address, 32/64-bit data. • Direct access by an external host to internal and external resources, including the M1 and the M2 memories as well as external devices on the system bus. • Synchronous and asynchronous accesses, with burst capability in the synchronous mode. • Dual or Single strobe modes. • Write and read buffers improve host bandwidth. • Byte enable signals enables 1, 2, 4, and 8 byte write access granularity. • Sliding window mode enables access with reduced number of address pins. • Chip ID decoding enables using one \overline{CS} signal for multiple DSPs. • Broadcast \overline{CS} signal enables parallel write to multiple DSPs. • Big-endian, little-endian, and munged little-endian support. |
| 3-Mode Signal Multiplexing | <ul style="list-style-type: none"> • 64-bit DSI, 32-bit system bus. • 32-bit DSI, 64-bit system bus. • 32-bit DSI, 32-bit system bus. |

| Feature | Description |
|---|--|
| Memory Controller | Flexible eight-bank memory controller: <ul style="list-style-type: none"> • Three user-programmable machines (UPMs), general-purpose chip-select machine (GPCM), and a page-mode SDRAM machine. • Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash memory, and other user-definable peripherals. • Byte enables for either 64-bit or 32-bit bus width mode. • Eight external memory banks (banks 0–7). Two additional memory banks (banks 9, 11) control IPBus peripherals and internal memories. Each bank has the following features: <ul style="list-style-type: none"> — 32-bit address decoding with programmable mask. — Variable block sizes (32 KB to 4 GB). — Selectable memory controller machine. — Two types of data errors check/correction: normal odd/even parity and read-modify-write (RMW) odd/even parity for single accesses. — Write-protection capability. — Control signal generation machine selection on a per-bank basis. — Support for internal or external masters on the system bus. — Data buffer controls activated on a per-bank basis. — Atomic operation. — RMW data parity check (on system bus only). — Extensive external memory-controller/bus-slave support. — Parity byte select pin, which enables a fast, glueless connection to RMW-parity devices (on the system bus only). — Data pipeline to reduce data set-up time for synchronous devices. |
| Multi-Channel DMA Controller | <ul style="list-style-type: none"> • 16 time-multiplexed unidirectional channels. • Services up to four external peripherals. • Supports DONE or DRACK protocol on two external peripherals. • Each channel group services 16 internal requests generated by eight internal FIFOs. Each FIFO generates: <ul style="list-style-type: none"> — A watermark request to indicate that the FIFO contains data for the DMA to empty and write to the destination. — A hungry request to indicate that the FIFO can accept more data. • Priority-based time-multiplexing between channels using 16 internal priority levels. • Round-robin time-multiplexing between channels. • A flexible channel configuration: <ul style="list-style-type: none"> — All channels support all features. — All channels connect to the system bus or local bus. • Flyby transfers in which a single data access is transferred directly from the source to the destination without using a DMA FIFO. |
| Time-Division Multiplexing (TDM) | Up to four independent TDM modules, each with the following features: <ul style="list-style-type: none"> • Optional operating configurations: <ul style="list-style-type: none"> — Totally independent receive and transmit channels, each having one data line, one clock line, and one frame sync line. — Four data lines with one clock and one frame sync shared among the transmit and receive lines. • Connects gluelessly to most T1/E1 framers as well as to common buses such as the ST-BUS. • Hardware A-law/μ-law conversion. • Up to 62.5 Mbps per TDM (62.5 MHz bit clock if one data line is used, 31.25 MHz if two data lines are used, 15.63 MHz if four data lines are used). • Up to 256 channels. • Up to 16 MB per channel buffer (granularity 8 bytes), where A/μ law buffer size is double (granularity 16 byte). • Receive buffers share one global write offset pointer that is written to the same offset relative to their start address. • Transmit buffers share one global read offset pointer that is read from the same offset relative to their start address. • All channels share the same word size. • Two programmable receive and two programmable transmit threshold levels with interrupt generation that can be used, for example, to implement double buffering. • Each channel can be programmed to be active or inactive. • 2-, 4-, 8-, or 16-bit channels are stored in the internal memory as 2-, 4-, 8-, or 16-bit channels, respectively. • The TDM Transmitter Sync Signal (TxTSYN) can be configured as either input or output. • Frame Sync and Data signals can be programmed to be sampled either on the rising edge or on the falling edge of the clock. • Frame sync can be programmed as active low or active high. • Selectable delay (0–3 bits) between the Frame Sync signal and the beginning of the frame. • MSB or LSB first support. |

Features

| Feature | Description |
|-----------------------------------|---|
| <p>Ethernet Controller</p> | <ul style="list-style-type: none"> • Designed to comply with IEEE® Std 802® including Std. 802.3™, 802.3u™, 802.3x™, and 802.3ac™. • Three Ethernet physical interfaces: <ul style="list-style-type: none"> — 10/100 Mbps MII. — 10/100 Mbps RMII. — 10/100 Mbps SMII. • Full and half-duplex support. • Full-duplex flow control (automatic PAUSE frame generation or software programmed PAUSE frame generation and recognition). • Out-of-sequence transmit queue for initiating flow-control. • Programmable maximum frame length supports jumbo frames (up to 9.6k) and virtual local area network (VLAN) tags and priority. • Retransmission from transmit FIFO following a collision. • CRC generation and verification of inbound/outbound packets. • Address recognition: <ul style="list-style-type: none"> — Each exact match can be programmed to be accepted or rejected. — Broadcast address (accept/reject). — Exact match 48-bit individual (unicast) address. — Hash (256-bit hash) check of individual (unicast) addresses. — Hash (256-bit hash) check of group (multicast) addresses. — Promiscuous mode. • Pattern matching: <ul style="list-style-type: none"> — Up to 16 unique 4-byte patterns. — Pattern match on bit-basis. — Matching range up to 256 bytes deep into the frame. — Offsets to a maximum of 252 bytes. — Programmable pattern size in 4-byte increments up to 64 bytes. — Accept or reject frames if a match is detected. — Up to eight unicast addresses for exact matches. — Pattern matching accepts/rejects IP addresses. • Filing of receive frames based on pattern match; prioritization of frames. • Insertion with expansion or replacement for transmit frames; VLAN tag insertion. • RMON statistics. • Master DMA on the local bus for fetching descriptors and accessing the buffers. • Ethernet PHY can be exposed either on GPIO pins or on the high most significant bits of the DSI/system when the DSI and the system bus are both 32 bits. • MPC8260 8-byte width buffer descriptor mode as well as 32 byte width buffer descriptor mode. • MII Bridge (MIIGSK): <ul style="list-style-type: none"> — Programmable selection of the 50 MHz RMII reference clock source (external or internal). — Independent 2 bit wide transmit and receive data paths. — Six operating modes. — Four general-purpose control signals. — Programmable transmitted inter-frame bits to support inter-frame gap for frames in the SMII domain. • SMII features: <ul style="list-style-type: none"> — Multiplexed only with GPIO signals — Convey complete MII information between the PHY and MAC. — Allow direct MAC-to-MAC communication in SMII mode. — Can generate an interrupt request line while receiving inter-frame segments. |

| Feature | Description |
|--|--|
| UART | <ul style="list-style-type: none"> • Two signals for transmit data and receive data. • No clock, asynchronous mode. • Can be serviced either by the SC140 DSP cores or an external host on the system bus or the DSI. • Full-duplex operation. • Standard mark/space non-return-to-zero (NRZ) format. • 13-bit baud rate selection. • Programmable 8-bit or 9-bit data format. • Separately enabled transmitter and receiver. • Programmable transmitter output polarity. • Two receiver wake-up methods: <ul style="list-style-type: none"> — Idle line wake-up. — Address mark wake-up. • Separate receiver and transmitter interrupt requests. • Nine flags, the first five can generate interrupt request: <ul style="list-style-type: none"> — Transmitter empty. — Transmission complete. — Receiver full. — Idle receiver input. — Receiver overrun. — Receiver active. — Noise error. — Framing error. — Parity error. • Receiver framing error detection. • Hardware parity checking. • 1/16 bit-time noise detection. • Maximum bit rate 6.25 Mbps. • Single-wire and loop operations. |
| General-Purpose I/O (GPIO) Port | <ul style="list-style-type: none"> • 32 bidirectional signal lines that either serve the peripherals or act as programmable I/O ports. • Each port can be programmed separately to serve up to two dedicated peripherals, and each port supports open-drain output mode. |
| I²C Software Module | <ul style="list-style-type: none"> • Booting from a serial EEPROM. • Uses GPIO timing. |
| Timers | <p>Two modules of 16 timers each.</p> <ul style="list-style-type: none"> • Cyclic or one-shot. • Input clock polarity control. • Interrupt request when counting reaches a programmed threshold. • Pulse or level interrupts. • Dynamically updated programmed threshold. • Read counter any time. <p>Watchdog mode for the timers that connect to the device.</p> |
| Hardware Semaphores | Eight coded hardware semaphores, locked by simple write access without need for read-modify-write mechanism. |
| Global Interrupt Controller (GIC) | <ul style="list-style-type: none"> • Consolidation of chip maskable interrupt and non-maskable interrupt sources and routing to $\overline{\text{INT_OUT}}$, $\overline{\text{NMI_OUT}}$, and to the cores. • Generation of 32 virtual interrupts (eight to each SC140 core) by a simple write access. • Generation of virtual NMI (one to each SC140 core) by a simple write access. |
| Reduced Power Dissipation | <ul style="list-style-type: none"> • Low power CMOS design. • Separate power supply for internal logic (1.2 V or 1.1 V) and I/O (3.3 V). • Low-power standby modes. • Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent). |
| Packaging | <ul style="list-style-type: none"> • 0.8 mm pitch flip-chip plastic ball-grid array (FC-PBGA) with lead-free or lead-bearing spheres. • 431-connection (ball). • 20 mm × 20 mm. |
| Real-Time Operating System (RTOS) | <p>The real-time operating system (RTOS) fully supports device architecture (multi-core, memory hierarchy, ICache, timers, DMA controller, interrupts, peripherals), as follows:</p> <ul style="list-style-type: none"> • High-performance and deterministic, delivering predictive response time. • Optimized to provide low interrupt latency with high data throughput. • Preemptive and priority-based multitasking. • Fully interrupt/event driven. • Small memory footprint. • Comprehensive set of APIs. |

Features

| Feature | Description |
|-----------------------------------|---|
| Multi-Core Support | <ul style="list-style-type: none"> • One instance of kernel code in all four SC140 cores. • Dynamic and static memory allocation from local memory (M1) and shared memory (M2). |
| Distributed System Support | <p>Enables transparent inter-task communications between tasks running inside the SC140 cores and the other tasks running in on-board devices or remote network devices:</p> <ul style="list-style-type: none"> • Messaging mechanism between tasks using mailboxes and semaphores. • Networking support; data transfer between tasks running inside and outside the device using networking protocols. • Includes integrated device drivers for such peripherals as TDM, UART, and external buses. |
| Software Support | <ul style="list-style-type: none"> • Task debugging utilities integrated with compilers and vendors. • Board support package (BSP) for the application development system (ADS). • Integrated development environment (IDE): <ul style="list-style-type: none"> — C/C++ compiler with in-line assembly so developers can generate highly optimized DSP code. Translates C/C++ code into parallel fetch sets and maintains high code density. — Librarian. User can create libraries for modularity. — A collection of C/C++ functions for developer use. — Highly efficient linker to produce executables from object code. — Seamlessly integrated real-time, non-intrusive multi-mode debugger for debugging highly optimized DSP algorithms. The developer can choose to debug in source code, assembly code, or mixed mode. — Device simulation models enable design and simulation before hardware availability. — Profiler using a patented binary code instrumentation (BCI) technique helps developers identify program design inefficiencies. — Version control. Metrowerks® CodeWarrior® includes plug-ins for ClearCase, Visual SourceSafe, and CVS. |
| Boot Options | <ul style="list-style-type: none"> • External memory. • External host. • UART. • TDM. • I²C |
| MSC8122ADS | <ul style="list-style-type: none"> • Host debug through single JTAG connector supports both processors. • MSC8103 as the MSC8122 host with both devices on the board. The MSC8103 system bus connects to the MSC8122 DSI. • Flash memory for stand-alone applications. • Communications ports: <ul style="list-style-type: none"> — 10/100Base-T. — 155 Mbit ATM over Optical. — T1/E1 TDM interface. — H.110. — Voice codec. — RS-232. — High-density (MICTOR) logic analyzer connectors to monitor MSC8122 signals — 6U CompactPCI form factor. • Emulates MSC8122 DSP farm by connecting to three other ADS boards. |

Product Documentation

The documents listed in **Table 1** are required for a complete description of the MSC8122 and are necessary to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, or a Freescale Literature Distribution Center. For documentation updates, visit the Freescale DSP website. See the contact information on the back of this document.

Table 1. MSC8122 Documentation

| Name | Description | Order Number |
|--|---|------------------------------------|
| <i>MSC8122 Technical Data</i> | MSC8122 features list and physical, electrical, timing, and package specifications | MSC8122 |
| <i>MSC8122 User's Guide</i> | User information includes system functionality, getting started, and programming topics | Availability TBD |
| <i>MSC8122 Reference Manual</i> | Detailed functional description of the MSC8122 memory and peripheral configuration, operation, and register programming | MSC8122RM |
| <i>StarCore™ SC140 DSP Core Reference Manual</i> | Detailed description of the SC140 family processor core and instruction set | MNSC140CORE |
| <i>Application Notes</i> | Documents describing specific applications or optimized device operation including code examples | Refer to the MSC8122 product page. |



Signals/Connections

The MSC8122 external signals are organized into functional groups, as shown in **Table 1-1** and **Figure 1-1**. **Table 1-1** lists the functional groups, the number of signal connections in each group, and references the table that gives a detailed listing of multiplexed signals within each group. **Figure 1-1** shows MSC8122 external signals organized by function.

Table 1-1. MSC8122 Functional Signal Groupings

| Functional Group | Number of Signal Connections | Description |
|---|------------------------------|--------------------------------|
| Power (V_{DD} , V_{CC} , and GND) | 155 | Table 1-2 on page 1-3 |
| Clock | 3 | Table 1-3 on page 1-3 |
| Reset and configuration | 4 | Table 1-4 on page 1-3 |
| DSI, system bus, Ethernet, and interrupts | 210 | Table 1-5 on page 1-4 |
| Memory controller | 16 | Table 1-6 on page 1-14 |
| General-purpose input/output (GPIO), time-division multiplexed (TDM) interface, universal asynchronous receiver/ transmitter (UART), Ethernet, and timers | 32 | Table 1-7 on page 1-16 |
| Dedicated Ethernet signals | 3 | Table 1-8 on page 1-23 |
| EOnCE and JTAG test access port | 7 | Table 1-9 on page 1-24 |
| Reserved (denotes connections that are always reserved) | 1 | Table 1-10 on page 1-24 |

| | | | | | | | |
|--|---|----|----|--|------|---|-------------------------------|
| HD0/SWTE | ↔ | 1 | | | 32 | ↔ | A[0-31] |
| HD1/DSISYNC | ↔ | 1 | | | 1 | ↔ | TT0/HA7 |
| HD2/DSI64 | ↔ | 1 | D | | 1 | ↔ | TT1 |
| HD3/MODCK1 | ↔ | 1 | S | | 3 | ↔ | TT[2-4]/CS[5-7] |
| HD4/MODCK2 | ↔ | 1 | I | | 5 | → | CS[0-4] |
| HD5/CNFGS | ↔ | 1 | / | | 4 | ↔ | TSZ[0-3] |
| HD[6-31] | ↔ | 26 | S | | 1 | ↔ | TBST |
| HD[32-39]/D[32-39]/reserved | ↔ | 8 | Y | | 1 | ↔ | IRQ1/GBL |
| HD40/D40/ETHRXD0 | ↔ | 1 | S. | | 1 | ↔ | IRQ3/BADDR31 |
| HD41/D41/ETHRXD1 | ↔ | 1 | B | | 1 | ↔ | IRQ2/BADDR30 |
| HD42/D42/ETHRXD2/reserved | ↔ | 1 | U | | 1 | ↔ | IRQ5/BADDR29 |
| HD43/D43/ETHRXD3/reserved | ↔ | 1 | S | | 1 | → | BADDR28 |
| HD[44-45]/D[44-45]/reserved | ↔ | 2 | / | | 1 | → | BADDR27 |
| HD46/D46/ETHTXD0 | ↔ | 1 | E | | 1 | ↔ | BR |
| HD47/D47/ETHTXD1 | ↔ | 1 | T | | 1 | ↔ | BG |
| HD48/D48/ETHTXD2/reserved | ↔ | 1 | H | | 1 | ↔ | DBG |
| HD49/D49/ETHTXD3/reserved | ↔ | 1 | E | | 1 | ↔ | ABB/IRQ4 |
| HD[50-53]/D[50-53]/reserved | ↔ | 4 | R | | 1 | ↔ | DBB/IRQ5 |
| HD54/D54/ETHTX_EN | ↔ | 1 | N | | 1 | ↔ | TS |
| HD55/D55/ETHTX_ER/reserved | ↔ | 1 | E | | 1 | ↔ | AACK |
| HD56/D56/ETHRX_DV/ETHCRS_DV | ↔ | 1 | T | | 1 | ↔ | ARTRY |
| HD57/D57/ETHRX_ER | ↔ | 1 | | | 32 | ↔ | D[0-31] |
| HD58/D58/ETHMDC | ↔ | 1 | | | 1 | ↔ | reserved/DP0/DREQ1/EXT_BR2 |
| HD59/D59/ETHMDIO | ↔ | 1 | | | 1 | ↔ | IRQ1/DP1/DACK1/EXT_BG2 |
| HD60/D60/ETHCOL/reserved | ↔ | 1 | | | 1 | ↔ | IRQ2/DP2/DACK2/EXT_DBG2 |
| HD[61-63]/D[61-63]/reserved | ↔ | 3 | | | 1 | ↔ | IRQ3/DP3/DREQ2/EXT_BR3 |
| HCID[0-2] | → | 3 | | | 1 | ↔ | IRQ4/DP4/DACK3/EXT_DBG3 |
| HCID3/HA8 | → | 1 | M | | 1 | ↔ | IRQ5/DP5/DACK4/EXT_BG3 |
| HA[11-29] | → | 19 | E | | 1 | ↔ | IRQ6/DP6/DREQ3 |
| HWBS[0-3]/HDBS[0-3]/HWBE[0-3]/HDBE[0-3] | ↔ | 4 | M | | 1 | ↔ | IRQ7/DP7/DREQ4 |
| HWBS[4-7]/HDBS[4-7]/HWBE[4-7]/HDBE[4-7]/ | ↔ | 4 | C | | 1 | ↔ | TA |
| PWE[4-7]/PSDDQM[4-7]/PBS[4-7] | | | | | | | |
| HRDS/HRW/HRDE | → | 1 | | | 1 | ↔ | TEA |
| HBRST | → | 1 | | | 1 | ↔ | NMI |
| HDST[0-1]/HA[9-10] | → | 2 | D | | 1 | → | NMI_OUT |
| HCS | → | 1 | S | | 1 | ↔ | PSDVAL |
| HBCS | → | 1 | I | | 1 | ↔ | IRQ7/INT_OUT |
| HTA | ← | 1 | | | 1 | → | BCTL0 |
| HCLKIN | → | 1 | | | 1 | → | BCTL1/CS5 |
| GPIO0/CHIP_ID0/IRQ4/ETHTXD0 | ↔ | 1 | | | 3 | ↔ | BM[0-2]/TC[0-2]/BNKSEL[0-2] |
| GPIO1/TIMER0/CHIP_ID1/IRQ5/ETHTXD1 | ↔ | 1 | G | | 1 | → | ALE |
| GPIO2/TIMER1/CHIP_ID2/IRQ6 | ↔ | 1 | P | | 4 | → | PWE[0-3]/PSDDQM[0-3]/PBS[0-3] |
| GPIO3/TDM3TSYN/IRQ1/ETHTXD2 | ↔ | 1 | I | | 1 | → | PSDA10/PGPL0 |
| GPIO4/TDM3TCLK/IRQ2/ETHTX_ER | ↔ | 1 | O | | 1 | → | PSDWE/PGPL1 |
| GPIO5/TDM3TDAT/IRQ3/ETHRXD3 | ↔ | 1 | / | | 1 | → | POE/PSDRAS/PGPL2 |
| GPIO6/TDM3RSYN/IRQ4/ETHRXD2 | ↔ | 1 | T | | 1 | → | PSDCAS/PGPL3 |
| GPIO7/TDM3RCLK/IRQ5/ETHTXD3 | ↔ | 1 | D | | 1 | ↔ | PGTA/PUPMWAIT/PGPL4/PPBS |
| GPIO8/TDM3RDAT/IRQ6/ETHCOL | ↔ | 1 | M | | 1 | → | PSDAMUX/PGPL5 |
| GPIO9/TDM2TSYN/IRQ7/ETHMDIO | ↔ | 1 | | | | | |
| GPIO10/TDM2TCLK/IRQ8/ETHRX_DV/ETHCRS_DV/NC | ↔ | 1 | / | | De | ↔ | EE0 |
| GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD | ↔ | 1 | E | | bug | ↔ | EE1 |
| GPIO12/TDM2RSYN/IRQ10/ETHRXD1/ETHSYNC | ↔ | 1 | T | | C | ↔ | CLKOUT |
| GPIO13/TDM2RCLK/IRQ11/ETHMDC | ↔ | 1 | H | | L | ↔ | Reserved |
| GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC | ↔ | 1 | E | | K | ↔ | CLKIN |
| GPIO15/TDM1TSYN/DREQ1 | ↔ | 1 | R | | R | ↔ | PORESET |
| GPIO16/TDM1TCLK/DONE1/DRACK1 | ↔ | 1 | N | | E | ↔ | HRESET |
| GPIO17/TDM1TDAT/DACK1 | ↔ | 1 | E | | S | ↔ | SRESET |
| GPIO18/TDM1RSYN/DREQ2 | ↔ | 1 | T | | E | ↔ | RSTCONF |
| GPIO19/TDM1RCLK/DACK2 | ↔ | 1 | / | | J | ↔ | TMS |
| GPIO20/TDM1RDAT | ↔ | 1 | T | | T | ↔ | TDI |
| GPIO21/TDM0TSYN | ↔ | 1 | I | | A | ↔ | TCK |
| GPIO22/TDM0TCLK/DONE2/DRACK2 | ↔ | 1 | M | | G | ↔ | TRST |
| GPIO23/TDM0TDAT/IRQ13 | ↔ | 1 | E | | | ↔ | TDO |
| GPIO24/TDM0RSYN/IRQ14 | ↔ | 1 | R | | | | |
| GPIO25/TDM0RCLK/IRQ15 | ↔ | 1 | S | | | | |
| GPIO26/TDM0RDAT | ↔ | 1 | / | | | | |
| GPIO27/URXD/DREQ1 | ↔ | 1 | I | | | | |
| GPIO28/UTXD/DREQ2 | ↔ | 1 | 2 | | | | |
| GPIO29/CHIP_ID3/ETHTX_EN | ↔ | 1 | C | | Ded. | ↔ | ETHRX_CLK/ETHSYNC_IN |
| GPIO30/TIMER2/TMCLK/SDA | ↔ | 1 | | | Eth. | ↔ | ETHTX_CLK/ETHREF_CLK/ETHCLOCK |
| GPIO31/TIMER3/SCL | ↔ | 1 | | | Net | ↔ | ETHCRS/ETHRXD |

Power signals are: V_{DD}, V_{DDH}, V_{CCSYN}, GND, GND_H, and GND_{SYN}. Reserved signals can be left unconnected. NC signals must not be connected.

Figure 1-1. MSC8122 External Signals

1.1 Power Signals

Table 1-2. Power and Ground Signal Inputs

| Signal Name | Description |
|--------------------|--|
| V _{DD} | Internal Logic Power V _{DD} dedicated for use with the device core. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V _{DD} power rail. |
| V _{DDH} | Input/Output Power This source supplies power for the I/O buffers. The user must provide adequate external decoupling capacitors. |
| V _{CCSYN} | System PLL Power V _{CC} dedicated for use with the system Phase Lock Loop (PLL). The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V _{CC} power rail. |
| GND | System Ground An isolated ground for the internal processing logic and I/O buffers. This connection must be tied externally to all chip ground connections, except GND _{SYN} . The user must provide adequate external decoupling capacitors. |
| GND _{SYN} | System PLL Ground Ground dedicated for system PLL use. The connection should be provided with an extremely low-impedance path to ground. |

1.2 Clock Signals

Table 1-3. Clock Signals

| Signal Name | Type | Signal Description |
|-------------|--------|--|
| CLKIN | Input | Clock In Primary clock input to the MSC8122 PLL. |
| CLKOUT | Output | Clock Out The bus clock. |
| Reserved | Input | Reserved. Pull down to ground. |

1.3 Reset and Configuration Signals

Table 1-4. Reset and Configuration Signals

| Signal Name | Type | Signal Description |
|-------------|--------------|--|
| PORESET | Input | Power-On Reset When asserted, this line causes the MSC8122 to enter power-on reset state. |
| RSTCONF | Input | Reset Configuration Used during reset configuration sequence of the chip. A detailed explanation of its function is provided in the <i>MSC8122 Reference Manual</i> . This signal is sampled upon deassertion of PORESET. Note: When PORESET is deasserted, the MSC8122 also samples the following signals: <ul style="list-style-type: none"> • BM[0–2]—Selects the boot mode. • MODCK[1–2]—Selects the clock configuration. • SWTE—Enables the software watchdog timer. • DSISYNC, DSI64, CNFGS, and CHIP_ID[0–3]—Configures the DSI. Refer to Table 1-5 for details on these signals. |
| HRESET | Input/Output | Hard Reset When asserted as an input, this signal causes the MSC8122 to enter hard reset state. After the device enters a hard reset state, it drives the signal as an open-drain output. |
| SRESET | Input/Output | Soft Reset When asserted as an input, this signal causes the MSC8122 to enter soft reset state. After the device enters a soft reset state, it drives the signal as an open-drain output. |

1.4 Direct Slave Interface, System Bus, Ethernet, and Interrupt Signals

The direct slave interface (DSI) is combined with the system bus because they share some common signal lines. Individual assignment of a signal to a specific signal line is configured through internal registers. **Table 1-5** describes the signals in this group.

Note: Although there are fifteen interrupt request (IRQ) connections to the core processors, there are multiple external lines that can connect to these internal signal lines. After reset, the default configuration enables only $\overline{\text{IRQ}}[1-7]$, but includes two input lines each for $\overline{\text{IRQ}}[1-3]$ and $\overline{\text{IRQ}}7$. The designer must select one line for each required interrupt and reconfigure the other external signal line or lines for alternate functions. Additional alternate IRQ lines and $\overline{\text{IRQ}}[8-15]$ are enabled through the GPIO signal lines.

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals

| Signal Name | Type | Description |
|-------------|---------------|--|
| HD0 | Input/ Output | Host Data Bus 0 Bit 0 of the DSI data bus. |
| SWTE | Input | Software Watchdog Timer Disable. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| HD1 | Input/ Output | Host Data Bus 1 Bit 1 of the DSI data bus. |
| DSISYNC | Input | DSI Synchronous Distinguishes between synchronous and asynchronous operation of the DSI. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| HD2 | Input/ Output | Host Data Bus 2 Bit 2 of the DSI data bus. |
| DSI64 | Input | DSI 64 Defines the width of the DSI and SYSTEM Data buses. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| HD3 | Input/ Output | Host Data Bus 3 Bit 3 of the DSI data bus. |
| MODCK1 | Input | Clock Mode 1 Defines the clock frequencies. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| HD4 | Input/ Output | Host Data Bus 4 Bit 4 of the DSI data bus. |
| MODCK2 | Input | Clock Mode 2 Defines the clock frequencies. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| HD5 | Input/ Output | Host Data Bus 5 Bit 5 of the DSI data bus. |
| CNFGS | Input | Configuration Source One signal out of two that indicates reset configuration mode. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| HD[6-31] | Input/ Output | Host Data Bus 6-31 Bits 6-31 of the DSI data bus. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|-------------|---------------|---|
| HD[32–39] | Input/ Output | Host Data Bus 32–39 Bits 32–39 of the DSI data bus. |
| D[32–39] | Input/ Output | System Bus Data 32–39 For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives valid data on this bus. |
| Reserved | Input | If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can be left unconnected. |
| HD40 | Input/ Output | Host Data Bus 40 Bit 40 of the DSI data bus. |
| D40 | Input/ Output | System Bus Data 40 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHRXD0 | Input | Ethernet Receive Data 0 In MII and RMII modes, bit 0 of the Ethernet receive data. |
| HD41 | Input/ Output | Host Data Bus 41 Bit 41 of the DSI data bus. |
| D41 | Input/ Output | System Bus Data 41 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHRXD1 | Input | Ethernet Receive Data 1 In MII and RMII modes, bit 1 of the Ethernet receive data. |
| HD42 | Input/ Output | Host Data Bus 42 Bit 42 of the DSI data bus. |
| D42 | Input/ Output | System Bus Data 42 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHRXD2 | Input | Ethernet Receive Data 2 In MII mode only, bit 2 of the Ethernet receive data. |
| Reserved | Input | In RMII mode, this pin is reserved and can be left unconnected. |
| HD43 | Input/ Output | Host Data Bus 43 Bit 43 of the DSI data bus. |
| D43 | Input/ Output | System Bus Data 43 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHRXD3 | Input | Ethernet Receive Data 3 In MII mode only, bit 3 of the Ethernet receive data. |
| Reserved | Input | In RMII mode, this pin is reserved and can be left unconnected. |
| HD[44–45] | Input/ Output | Host Data Bus 44–45 Bits 44–45 of the DSI data bus. |
| D[44–56] | Input/ Output | System Bus Data 44–45 For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives valid data on this bus. |
| Reserved | Input | If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can be left unconnected. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|------------------|---------------|---|
| HD46 | Input/ Output | Host Data Bus 46 Bit 46 of the DSI data bus. |
| D46 | Input/ Output | System Bus Data 46 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHTXD0 | Output | Ethernet Transmit Data 0 In MII and RMII modes, bit 0 of the Ethernet transmit data. |
| HD47 | Input/ Output | Host Data Bus 47 Bit 47 of the DSI data bus. |
| D47 | Input/ Output | System Bus Data 47 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHTXD1 | Output | Ethernet Transmit Data 1 In MII and RMII modes, bit 1 of the Ethernet transmit data. |
| HD48 | Input/ Output | Host Data Bus 48 Bit 48 of the DSI data bus. |
| D48 | Input/ Output | System Bus Data 48 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHTXD2 | Output | Ethernet Transmit Data 2 In MII mode only, bit 2 of the Ethernet transmit data. |
| Reserved | Input | In RMII mode, this pin is reserved and can be left unconnected. |
| HD49 | Input/ Output | Host Data Bus 49 Bit 49 of the DSI data bus. |
| D49 | Input/ Output | System Bus Data 49 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHTXD3 | Output | Ethernet Transmit Data 3 In MII mode only, bit 3 of the Ethernet transmit data. |
| Reserved | Input | In RMII mode, this pin is reserved and can be left unconnected. |
| HD[50–53] | Input/ Output | Host Data Bus 50–53 Bits 50–53 of the DSI data bus. |
| D[50–53] | Input/ Output | System Bus Data 50–53 For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives valid data on this bus. |
| Reserved | Input | If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can be left unconnected. |
| HD54 | Input/ Output | Host Data Bus 54 Bit 54 of the DSI data bus. |
| D54 | Input/ Output | System Bus Data 54 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHTX_EN | Output | Ethernet Transmit Data Enable In MII and RMII modes, indicates that the transmit data is valid. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|-------------|---------------|---|
| HD55 | Input/ Output | Host Data Bus 55 Bit 55 of the DSI data bus. |
| D55 | Input/ Output | System Bus Data 55 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHTX_ER | Output | Ethernet Transmit Data Error In MII mode only, indicates a transmit data error. |
| Reserved | Input | In RMI mode, this pin is reserved and can be left unconnected. |
| HD56 | Input/ Output | Host Data Bus 56 Bit 56 of the DSI data bus. |
| D56 | Input/ Output | System Bus Data 56 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHRX_DV | Input | Ethernet Receive Data Valid Indicates that the receive data is valid. |
| ETHCRS_DV | Input | Ethernet Carrier Sense/Receive Data Valid In RMI mode, indicates that a carrier is detected and after the connection is established that the receive data is valid. |
| HD57 | Input/ Output | Host Data Bus 57 Bit 57 of the DSI data bus. |
| D57 | Input/ Output | System Bus Data 57 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHRX_ER | Input | Ethernet Receive Data Error In MII and RMI modes, indicates a receive data error. |
| HD58 | Input/ Output | Host Data Bus 58 Bit 58 of the DSI data bus. |
| D58 | Input/ Output | System Bus Data 58 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHMDC | Output | Ethernet Management Clock In MII and RMI modes, used for the MDIO reference clock. |
| HD59 | Input/ Output | Host Data Bus 59 Bit 59 of the DSI data bus. |
| D59 | Input/ Output | System Bus Data 59 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHMDIO | Input/ Output | Ethernet Management Data In MII and RMI modes, used for station management data input/output. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|---|---------------|--|
| HD60 | Input/ Output | Host Data Bus 60 Bit 60 of the DSI data bus. |
| D60 | Input/ Output | System Bus Data 60 For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives valid data on this bus. |
| ETHCOL | Input/ Output | Ethernet Collision In MII mode only, indicates that a collision was detected. |
| Reserved | Input | In RMI mode, this pin is reserved and can be left unconnected. |
| HD[61–63] | Input/ Output | Host Data Bus 61–63 Bits 61–63 of the DSI data bus. |
| D[61–63] | Input/ Output | System Bus Data 61–63 For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives valid data on this bus. |
| Reserved | Input | If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can be left unconnected. |
| HCID[0–2] | Input | Host Chip ID 0–2 With HCID3, carries the chip ID of the DSI. The DSI is accessed only if $\overline{\text{HCS}}$ is asserted and HCID[0–3] matches the Chip_ID, or if $\overline{\text{HBCS}}$ is asserted. |
| HCID3 | Input | Host Chip ID 3 With HCI[0–2], carries the chip ID of the DSI. The DSI is accessed only if $\overline{\text{HCS}}$ is asserted and HCID[0–3] matches the Chip_ID, or if $\overline{\text{HBCS}}$ is asserted. |
| HA8 | Input | Host Bus Address 8 Used by an external host to access the internal address space. |
| HA[11–29] | Input | Host Bus Address 11–29 Used by external host to access the internal address space. |
| $\overline{\text{HWBS}}[0–3]$ | Input | Host Write Byte Strobes (In Asynchronous dual mode) One bit per byte is used as a strobe for host write accesses. |
| $\overline{\text{HDBS}}[0–3]$ | Input | Host Data Byte Strobe (in Asynchronous single mode) One bit per byte is used as a strobe for host read or write accesses |
| $\overline{\text{HWBE}}[0–3]$ | Input | Host Write Byte Enable (In Synchronous dual mode) One bit per byte is used to indicate a valid data byte for host read or write accesses. |
| $\overline{\text{HDBE}}[0–3]$ | Input | Host Data Byte Enable (in Synchronous single mode) One bit per byte is used as a strobe enable for host write accesses |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|---------------------------------|---------------|--|
| $\overline{\text{HWBS}}[4-7]$ | Input | Host Write Byte Strobes (In Asynchronous dual mode) One bit per byte is used as a strobe for host write accesses. |
| $\overline{\text{HDBS}}[4-7]$ | Input | Host Data Byte Strobe (in Asynchronous single mode) One bit per byte is used as a strobe for host read or write accesses |
| $\overline{\text{HWBE}}[4-7]$ | Input | Host Write Byte Enable (In Synchronous dual mode) One bit per byte is used to indicate a valid data byte for host write accesses. |
| $\overline{\text{HDBE}}[4-7]$ | Input | Host Data Byte Enable (in Synchronous single mode) One bit per byte is used as a strobe enable for host read or write accesses |
| $\overline{\text{PWE}}[4-7]$ | Output | System Bus Write Enable Outputs of the bus general-purpose chip-select machine (GPCM). These pins select byte lanes for write operations. |
| $\overline{\text{PSDDQM}}[4-7]$ | Output | System Bus SDRAM DQM From the SDRAM control machine. These pins select specific byte lanes of SDRAM devices. |
| $\overline{\text{PBS}}[4-7]$ | Output | System Bus UPM Byte Select From the UPM in the memory controller, these signals select specific byte lanes during memory operations. The timing of these pins is programmed in the UPM. The actual driven value depends on the address and size of the transaction and the port size of the accessed device. |
| HRDS | Input | Host Read Data Strobe (In Asynchronous dual mode) Used as a strobe for host read accesses. |
| HRW | Input | Host Read/Write Select (in Asynchronous/Synchronous single mode) Host read/write select. |
| $\overline{\text{HRDE}}$ | Input | Host Read Data Enable (In Synchronous dual mode) Indicates valid data for host read accesses. |
| $\overline{\text{HBRST}}$ | Input | Host Burst The host asserts this pin to indicate that the current transaction is a burst transaction in synchronous mode only. |
| HDST [0-1] | Input | Host Data Structure 0-1 Defines the data structure of the host access in DSI little-endian mode. |
| HA[9-10] | | Host Bus Address 9-10 Used by an external host to access the internal address space. |
| $\overline{\text{HCS}}$ | Input | Host Chip Select DSI chip select. The DSI is accessed only if $\overline{\text{HCS}}$ is asserted and $\text{HCID}[0-3]$ matches the Chip_ID . |
| $\overline{\text{HBCS}}$ | Input | Host Broadcast Chip Select DSI chip select for broadcast mode. Enables more than one DSI to share the same host chip-select pin for broadcast write accesses. |
| HTA | Output | Host Transfer Acknowledge Upon a read access, indicates to the host when the data on the data bus is valid. Upon a write access, indicates to the host that the data on the data bus was written to the DSI write buffer. |
| HCLKIN | Input | Host Clock Input Host clock signal for DSI synchronous mode. |
| A[0-31] | Input/ Output | Address Bus When the MSC8122 is in external master bus mode, these pins function as the system address bus. The MSC8122 drives the address of its internal bus masters and responds to addresses generated by external bus masters. When the MSC8122 is in internal master bus mode, these pins are used as address lines connected to memory devices and are controlled by the MSC8122 memory controller. |
| TT0 | Input/ Output | Bus Transfer Type 0 The bus master drives this pins during the address tenure to specify the type of the transaction. |
| HA7 | | Host Bus Address 7 Used by an external host to access the internal address space. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|-----------------------------|---------------|--|
| TT1 | Input/ Output | Bus Transfer Type 1 The bus master drives this pins during the address tenure to specify the type of the transaction. Some applications use only the TT1 signal, for example, from MSC8122 to MSC8122 or MSC8122 to MSC8101 and <i>vice versa</i> . In these applications, TT1 functions as read/write signal. |
| TT[2–4] | Input/ Output | Bus Transfer Type 2–4 The bus master drives these pins during the address tenure to specify the type of the transaction. |
| $\overline{\text{CS}}[5–7]$ | Output | Chip Select 5–7 Enables specific memory devices or peripherals connected to the system bus. |
| $\overline{\text{CS}}[0–4]$ | Output | Chip Select 0–4 Enables specific memory devices or peripherals connected to the system bus. |
| TSZ[0–3] | Input/ Output | Transfer Size 0–3 The bus master drives these pins with a value indicating the number of bytes transferred in the current transaction. |
| $\overline{\text{TBST}}$ | Input/ Output | Bus Transfer Burst The bus master asserts this pin to indicate that the current transaction is a burst transaction (transfers eight words). |
| $\overline{\text{IRQ1}}$ | Input | Interrupt Request 1¹ One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| $\overline{\text{GBL}}$ | Output | Global¹ When a master within the MSC8122 initiates a bus transaction, it drives this pin. Assertion of this pin indicates that the transfer is global and should be snooped by caches in the system. |
| $\overline{\text{IRQ3}}$ | Input | Interrupt Request 3¹ One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| BADDR31 | Output | Burst Address 31¹ Five burst address output pins are outputs of the memory controller. These pins connect directly to burstable memory devices without internal address incrementors controlled by the MSC8122 memory controller. |
| $\overline{\text{IRQ2}}$ | Input | Interrupt Request 2¹ One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| BADDR30 | Output | Burst Address 30¹ Five burst address output pins are outputs of the memory controller. These pins connect directly to burstable memory devices without internal address incrementors controlled by the MSC8122 memory controller. |
| $\overline{\text{IRQ5}}$ | Input | Interrupt Request 5¹ One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| BADDR29 | Output | Bus Burst Address 29¹ Five burst address output pins are outputs of the memory controller. These pins connect directly to burstable memory devices without internal address incrementors controlled by the MSC8122 memory controller. |
| BADDR28 | Output | Burst Address 28 Five burst address output pins are outputs of the memory controller. These pins connect directly to burstable memory devices without internal address incrementors controlled by the MSC8122 memory controller. |
| BADDR27 | Output | Burst Address 27 Five burst address output pins are outputs of the memory controller. These pins connect directly to burstable memory devices without internal address incrementors controlled by the MSC8122 memory controller. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|-----------------------|---------------|---|
| BR | Input/ Output | Bus Request² When an external arbiter is used, the MSC8122 asserts this pin as an output to request ownership of the bus. When the MSC8122 controller is used as an internal arbiter, an external master asserts this pin as an input to request bus ownership. |
| \overline{BG} | Input/ Output | Bus Grant² When the MSC8122 acts as an internal arbiter, it asserts this pin as an output to grant bus ownership to an external bus master. When an external arbiter is used, it asserts this pin as an input to grant bus ownership to the MSC8122. |
| \overline{DBG} | Input/ Output | Data Bus Grant² When the MSC8122 acts as an internal arbiter, it asserts this pin as an output to grant data bus ownership to an external bus master. When an external arbiter is used, it asserts this pin as an input to grant data bus ownership to the MSC8122. |
| \overline{ABB} | Input/ Output | Address Bus Busy¹ The MSC8122 asserts this pin as an output for the duration of the address bus tenure. Following an \overline{AACK} , which terminates the address bus tenure, the MSC8122 deasserts \overline{ABB} for a fraction of a bus cycle and then stops driving this pin. The MSC8122 does not assume bus ownership as long as it senses this pin is asserted as an input by an external bus master. |
| $\overline{IRQ4}$ | Input | Interrupt Request 4 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| \overline{DBB} | Input/ Output | Data Bus Busy¹ The MSC8122 asserts this pin as an output for the duration of the data bus tenure. Following a \overline{TA} , which terminates the data bus tenure, the MSC8122 deasserts \overline{DBB} for a fraction of a bus cycle and then stops driving this pin. The MSC8122 does not assume data bus ownership as long as it senses that this pin is asserted as an input by an external bus master. |
| $\overline{IRQ5}$ | Input | Interrupt Request 5 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| \overline{TS} | Input/ Output | Bus Transfer Start Assertion of this pin signals the beginning of a new address bus tenure. The MSC8122 asserts this signal when one of its internal bus masters begins an address tenure. When the MSC8122 senses that this pin is asserted by an external bus master, it responds to the address bus tenure as required (snoop if enabled, access internal MSC8122 resources, memory controller support). |
| \overline{AACK} | Input/ Output | Address Acknowledge A bus slave asserts this signal to indicate that it has identified the address tenure. Assertion of this signal terminates the address tenure. |
| \overline{ARTRY} | Input/ Output | Address Retry Assertion of this signal indicates that the bus master should retry the bus transaction. An external master asserts this signal to enforce data coherency with its caches and to prevent deadlock situations. |
| D[0–31] | Input/ Output | Data Bus Bits 0–31 In write transactions, the bus master drives the valid data on this bus. In read transactions, the slave drives the valid data on this bus. |
| Reserved | Input | The primary configuration selection (default after reset) is reserved. |
| DP0 | Input/ Output | System Bus Data Parity 0 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 0 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 0 and D[0–7]. |
| DREQ1 | Input | DMA Request 1 Used by an external peripheral to request DMA service. |
| $\overline{EXT_BR2}$ | Input | External Bus Request 2 An external master asserts this pin to request bus ownership from the internal arbiter. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|-------------|---------------|--|
| IRQ1 | Input | Interrupt Request 1 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| DP1 | Input/ Output | System Bus Data Parity 1 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 1 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 1 and D[8–15]. |
| DACK1 | Output | DMA Acknowledge 1 The DMA controller drives this output to acknowledge the DMA transaction on the bus. |
| EXT_BG2 | Output | External Bus Grant 2² The MSC8122 asserts this pin to grant bus ownership to an external bus master. |
| IRQ2 | Input | Interrupt Request 2 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| DP2 | Input/ Output | System Bus Data Parity 2 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 2 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 2 and D[16–23]. |
| DACK2 | Output | DMA Acknowledge 2 The DMA controller drives this output to acknowledge the DMA transaction on the bus. |
| EXT_DBG2 | Output | External Data Bus Grant 2² The MSC8122 asserts this pin to grant data bus ownership to an external bus master. |
| IRQ3 | Input | Interrupt Request 3 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| DP3 | Input/ Output | System Bus Data Parity 3 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 3 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 3 and D[24–31]. |
| DREQ2 | Input | DMA Request 2 Used by an external peripheral to request DMA service. |
| EXT_BR3 | Input | External Bus Request 3² An external master should assert this pin to request bus ownership from the internal arbiter. |
| IRQ4 | Input | Interrupt Request 4 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| DP4 | Input/ Output | System Bus Data Parity 4 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 4 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 4 and D[32–39]. |
| DACK3 | Output | DMA Acknowledge 3 The DMA controller drives this output to acknowledge the DMA transaction on the bus. |
| EXT_DBG3 | Output | External Data Bus Grant 3² The MSC8122 asserts this pin to grant data bus ownership to an external bus master. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|-------------|---------------|--|
| IRQ5 | Input | Interrupt Request 5 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| DP5 | Input/ Output | System Bus Data Parity 5 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 5 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 5 and D[40–47]. |
| DACK4 | Output | DMA Acknowledge 4 The DMA controller drives this output to acknowledge the DMA transaction on the bus. |
| EXT_BG3 | Output | External Bus Grant 3² The MSC8122 asserts this pin to grant bus ownership to an external bus. |
| IRQ6 | Input | Interrupt Request 6 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| DP6 | Input/ Output | System Bus Data Parity 6 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 6 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 6 and D[48–55]. |
| DREQ3 | Input | DMA Request 3 Used by an external peripheral to request DMA service. |
| IRQ7 | Input | Interrupt Request 7 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| DP7 | Input/ Output | System Bus Data Parity 7 The agent that drives the data bus also drives the data parity signals. The value driven on the data parity 7 pin should give odd parity (odd number of ones) on the group of signals that includes data parity 7 and D[56–63]. |
| DREQ4 | Input | DMA Request 4 Used by an external peripheral to request DMA service. |
| TA | Input/ Output | Transfer Acknowledge Indicates that a data beat is valid on the data bus. For single-beat transfers, TA assertion indicates the termination of the transfer. For burst transfers, TA is asserted eight times to indicate the transfer of eight data beats, with the last assertion indicating the termination of the burst transfer. |
| TEA | Input/ Output | Transfer Error Acknowledge Indicates a failure of the data tenure transaction. The masters within the MSC8122 monitor the state of this pin. The MSC8122 internal bus monitor can assert this pin if it identifies a bus transfer that does not complete. |
| NMI | Input | Non-Maskable Interrupt When an external device asserts this line, it generates a non-maskable interrupt in the MSC8122, which is processed internally (default) or is directed to an external host for processing (see NMI_OUT). |
| NMI_OUT | Output | Non-Maskable Interrupt Output An open-drain pin driven from the MSC8122 internal interrupt controller. Assertion of this output indicates that a non-maskable interrupt is pending in the MSC8122 internal interrupt controller, waiting to be handled by an external host. |
| PSDVAL | Input/ Output | Port Size Data Valid Indicates that a data beat is valid on the data bus. The difference between the TA pin and the PSDVAL pin is that the TA pin is asserted to indicate data transfer terminations, while the PSDVAL signal is asserted with each data beat movement. When TA is asserted, PSDVAL is always asserted. However, when PSDVAL is asserted, TA is not necessarily asserted. For example, if the DMA controller initiates a double word (2 × 64 bits) transaction to a memory device with a 32-bit port size, PSDVAL is asserted three times without TA and, finally, both pins are asserted to terminate the transfer. |

Table 1-5. DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

| Signal Name | Type | Description |
|--|--------|---|
| IRQ7 | Input | Interrupt Request 7 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| INT_OUT | Output | Interrupt Output Assertion of this output indicates that an unmasked interrupt is pending in the MSC8122 internal interrupt controller. |
| <p>Notes:</p> <ol style="list-style-type: none"> 1. See the System Interface Unit (SIU) chapter in the <i>MSC8122 Reference Manual</i> for details on how to configure these pins. 2. When used as the bus control arbiter, the MSC8122 can support up to three external bus masters. Each master uses its own set of Bus Request, Bus Grant, and Data Bus Grant signals (BR/BG/DBG, EXT_BR2/EXT_BG2/EXT_DBG2, and EXT_BR3/EXT_BG3/EXT_DBG3). Each of these signal sets must be configured to indicate whether the external master is or is not a MSC8122 master device. See the Bus Configuration Register (BCR) description in the System Interface Unit (SIU) chapter in the <i>MSC8122 Reference Manual</i> for details on how to configure these pins. The second and third set of pins is defined by EXT_xxx to indicate that they can only be used with external master devices. The first set of pins (BR/BG/DBG) have a dual function. When the MSC8122 is not the bus arbiter, it uses these signals (BR/BG/DBG) to obtain master control of the bus. | | |

1.5 Memory Controller Signals

Refer to the Memory Controller chapter in the *MSC8122 Reference Manual* for details on configuring these signals.

Table 1-6. Memory Controller Signals

| Signal Name | Type | Description |
|-------------|---------------|--|
| BCTL0 | Output | System Bus Buffer Control 0 Controls buffers on the data bus. Usually used with BCTL1. The exact function of this pin is defined by the value of SIUMCR[BCTLC]. |
| BCTL1 | Output | System Bus Buffer Control 1 Controls buffers on the data bus. Usually used with BCTL0. The exact function of this pin is defined by the value of SIUMCR[BCTLC]. |
| CS5 | Output | System and Local Bus Chip Select 5 Enables specific memory devices or peripherals connected to MSC8122 buses. |
| BM[0–2] | Input | Boot Mode 0–2 Defines the boot mode of the MSC8122. This signal is sampled on PORESET deassertion. |
| TC[0–2] | Input/ Output | Transfer Code 0–2 The bus master drives these pins during the address tenure to specify the type of the code. |
| BNKSEL[0–2] | Output | Bank Select 0–2 Selects the SDRAM bank when the MSC8122 is in 60x-compatible bus mode. |
| ALE | Output | Address Latch Enable Controls the external address latch used in an external master bus. |
| PWE[0–3] | Output | System Bus Write Enable Outputs of the bus general-purpose chip-select machine (GPCM). These pins select byte lanes for write operations. |
| PSDDQM[0–3] | Output | System Bus SDRAM DQM From the SDRAM control machine. These pins select specific byte lanes of SDRAM devices. |
| PBS[0–3] | Output | System Bus UPM Byte Select From the UPM in the memory controller, these signals select specific byte lanes during memory operations. The timing of these pins is programmed in the UPM. The actual driven value depends on the address and size of the transaction and the port size of the accessed device. |

Table 1-6. Memory Controller Signals (Continued)

| Signal Name | Type | Description |
|-------------|--------|---|
| PSDA10 | Output | System Bus SDRAM A10 From the bus SDRAM controller. The precharge command defines which bank is precharged. When the row address is driven, it is a part of the row address. When column address is driven, it is a part of column address. |
| PGPL0 | Output | System Bus UPM General-Purpose Line 0 One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed in the UPM. |
| PSDWE | Output | System Bus SDRAM Write Enable From the bus SDRAM controller. Should connect to SDRAM WE input. |
| PGPL1 | Output | System Bus UPM General-Purpose Line 1 One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed in the UPM. |
| POE | Output | System Bus Output Enable From the bus GPCM. Controls the output buffer of memory devices during read operations. |
| PSDRAS | Output | System Bus SDRAM RAS From the bus SDRAM controller. Should connect to SDRAM RAS input. |
| PGPL2 | Output | System Bus UPM General-Purpose Line 2 One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed in the UPM. |
| PSDCAS | Output | System Bus SDRAM CAS From the bus SDRAM controller. Should connect to SDRAM CAS input. |
| PGPL3 | Output | System Bus UPM General-Purpose Line 3 One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed in the UPM. |
| PGTA | Input | System GPCM TA Terminates external transactions during GPCM operation. Requires an external pull-up resistor for proper operation. |
| PUPMWAIT | Input | System Bus UPM Wait An external device holds this pin low to force the UPM to wait until the device is ready to continue the operation. |
| PGPL4 | Output | System Bus UPM General-Purpose Line 4 One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed in the UPM. |
| PPBS | Output | System Bus Parity Byte Select In systems that store data parity in a separate chip, this output is used as the byte-select for that chip. |
| PSDAMUX | Output | System Bus SDRAM Address Multiplexer Controls the system bus SDRAM address multiplexer when the MSC8122 is in external master mode. |
| PGPL5 | Output | System Bus UPM General-Purpose Line 5 One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed in the UPM. |

1.6 GPIO, TDM, UART, and Timer Signals

The general-purpose input/output (GPIO), time-division multiplexed (TDM), universal asynchronous receiver/transmitter (UART), and timer signals are grouped together because they use a common set of signal lines. Individual assignment of a signal to a specific signal line is configured through internal registers. **Table 1-7** describes the signals in this group.

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals

| Signal Name | Type | Description |
|--------------------------|---------------|--|
| GPIO0 | Input/ Output | General-Purpose Input Output 0 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. |
| CHIP_ID0 | Input | Chip ID 0 Determines the chip ID of the MSC8122 DSI. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| $\overline{\text{IRQ4}}$ | Input | Interrupt Request 4 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHTXD0 | Output | Ethernet Transmit Data 0 For MII or RMII mode, bit 0 of the Ethernet transmit data. |
| GPIO1 | Input/ Output | General-Purpose Input Output 1 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. |
| TIMER0 | Input/ Output | Timer 0 Each signal is configured as either input to or output from the counter. See the <i>MSC8122 Reference Manual</i> for configuration details. |
| CHIP_ID1 | Input | Chip ID 1 Determines the chip ID of the MSC8122 DSI. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| $\overline{\text{IRQ5}}$ | Input | Interrupt Request 5 One of the fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHTXD1 | Output | Ethernet Transmit Data 1 For MII or RMII mode, bit 1 of the Ethernet transmit data. |
| GPIO2 | Input/ Output | General-Purpose Input Output 2 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> . |
| TIMER1 | Input/ Output | Timer 1 Each signal is configured as either input to or output from the counter. For the configuration of the pin direction, refer to the <i>MSC8122 Reference Manual</i> . |
| CHIP_ID2 | Input | Chip ID 2 Determines the chip ID of the MSC8122 DSI. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| $\overline{\text{IRQ6}}$ | Input | Interrupt Request 6 One of the fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)

| Signal Name | Type | Description |
|--------------------------|---------------|--|
| GPIO3 | Input/ Output | General-Purpose Input Output 3 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM3TSYN | Input/ Output | TDM3 Transmit Frame Sync Transmit frame sync for TDM 3. |
| $\overline{\text{IRQ1}}$ | Input | Interrupt Request 1 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHTXD2 | Output | Ethernet Transmit Data 2 For MII mode only, bit 2 of the Ethernet transmit data. |
| GPIO4 | Input/ Output | General-Purpose Input Output 4 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM3TCLK | Input | TDM3 Transmit Clock Transmit Clock for TDM 3 |
| $\overline{\text{IRQ2}}$ | Input | Interrupt Request 2 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHTX_ER | Output | Ethernet Transmit Data Error For MII mode only, indicates whether a transmit data error occurred. |
| GPIO5 | Input/ Output | General-Purpose Input/Output 5 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM3TDAT | Input/ Output | TDM3 Serial Transmitter Data The serial transmit data signal for TDM 3. As an output, it provides the DATA_D signal for TDM 3. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ3}}$ | Input | Interrupt Request 3 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHRXD3 | Input | Ethernet Receive Data 3 For MII mode only, bit 3 of the Ethernet receive data. |
| GPIO6 | Input/ Output | General-Purpose Input Output 6 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM3RSYN | Input/ Output | TDM3 Receive Frame Sync The receive sync signal for TDM 3. As an input, this can be the DATA_B data signal for TDM 3. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ4}}$ | Input | Interrupt Request 4 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHRXD2 | Input | Ethernet Receive Data 2 For MII mode only, bit 2 of the Ethernet receive data. |

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)

| Signal Name | Type | Description |
|--------------------------|---------------|---|
| GPIO7 | Input/ Output | General-Purpose Input Output 7 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM3RCLK | Input/ Output | TDM3 Receive Clock The receive clock signal for TDM 3. As an output, this can be the DATA_C data signal for TDM 3. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ5}}$ | Input | Interrupt Request 5 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHTXD3 | Output | Ethernet Transmit Data 3 For MII mode only, bit 3 of the Ethernet transmit data. |
| GPIO8 | Input/ Output | General-Purpose Input Output 8 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM3RDAT | Input/ Output | TDM3 Serial Receiver Data The receive data signal for TDM 3. As an input, this can be the DATA_A data signal for TDM 3. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ6}}$ | Input | Interrupt Request 6 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHCOL | Input | Ethernet Collision For MII mode only, indicates whether a collision was detected. |
| GPIO9 | Input/ Output | General-Purpose Input Output 9 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM2TSYN | Input/ Output | TDM2 Transmit frame Sync Transmit Frame Sync for TDM 2. |
| $\overline{\text{IRQ7}}$ | Input | Interrupt Request 7 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHMDIO | Input/ Output | Ethernet Management Data Station management data input/output line in MII, RMII, and SMII modes. |
| GPIO10 | Input/ Output | General-Purpose Input Output 10 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM2TCLK | Input | TDM 2 Transmit Clock Transmit Clock for TDM 2. |
| $\overline{\text{IRQ8}}$ | Input | Interrupt Request 8 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHRX_DV | Input | Ethernet Receive Data Valid In MII mode, this signal indicates that the receive data is valid. |
| ETHCRS_DV | Input | Ethernet Carrier Sense/Receive Data Valid In RMII mode, this signal indicates that a carrier is sense or that the receive data is valid. |
| NC | Input | Not Connected For SMII mode, this signal must be left unconnected. |

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)

| Signal Name | Type | Description |
|---------------------------|---------------|--|
| GPIO11 | Input/ Output | General-Purpose Input Output 11 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM2TDAT | Input/ Output | TDM2 Serial Transmitter Data The transmit data signal for TDM 2. As an output, this can be the DATA_D data signal for TDM 2. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ9}}$ | Input | Interrupt Request 9 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHRX_ER | Input | Ethernet Receive Data Error In MII and RMII modes, indicates a receive data error. |
| ETHTXD | Output | Ethernet Transmit Data In SMII, used as the Ethernet transmit data line. |
| GPIO12 | Input/ Output | General-Purpose Input Output 12 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM2RSYN | Input/ Output | TDM2 Receive Frame Sync The receive sync signal for TDM 2. As an input, this can be the DATA_B data signal for TDM 2. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ10}}$ | Input | Interrupt Request 10 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHRXD1 | Input | Ethernet Receive Data 1 Bit 1 of the Ethernet receive data (MII and RMII mode). |
| ETHSYNC | Output | Ethernet Sync Signal In SMII mode, this is the Ethernet sync signal input. |
| GPIO13 | Input/ Output | General-Purpose Input Output 13 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM2RCLK | Input/ Output | TDM2 Receive Clock The receive clock signal for TDM 2. As an input, this can be the DATA_C data signal for TDM 2. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ11}}$ | Input | Interrupt Request 11 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHMDC | Output | Ethernet Management Clock Used for the MDIO reference clock for MII, RMII, and SMII modes. |

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)

| Signal Name | Type | Description |
|----------------------------|------------------------|---|
| GPIO14 | Input/ Output | General-Purpose Input Output 14 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM2RDAT | Input/ Output Input | TDM2 Serial Receiver Data The receive data signal for TDM 2. As an input, this can be the DATA_A data signal for TDM 2. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ12}}$ | Input | Interrupt Request 12 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| ETHRXD0 | Input | Ethernet Receive Data 0 Bit 0 of the Ethernet receive data (MII and RMII). |
| NC | Input | Not Connected For SMII mode, this signal must be left unconnected. |
| GPIO15 | Input/ Output | General-Purpose Input Output 15 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM1TSYN | Input/ Output | TDM1 Transmit frame Sync Transmit Frame Sync for TDM 1. |
| DREQ1 | Input | DMA Request 1 Used by an external peripheral to request DMA service. |
| GPIO16 | Input/ Output | General-Purpose Input Output 16 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM1TCLK | Input | TDM1 Transmit Clock Transmit Clock for TDM 1. |
| $\overline{\text{DONE1}}$ | Input/ Output | DMA Done 1 Signifies that the channel must be terminated. If the DMA controller generates $\overline{\text{DONE}}$, the channel handling this peripheral is inactive. As an input to the DMA controller, $\overline{\text{DONE}}$ closes the channel much like a normal channel closing. See the <i>MSC8122 Reference Manual</i> chapters on DMA controller and GPIO for information on configuring the DRACK or $\overline{\text{DONE}}$ mode and pin direction. |
| $\overline{\text{DRACK1}}$ | Output | DMA Data Request Acknowledge 1 Asserted by the DMA controller to indicate that the DMA controller has sampled the peripheral request. |
| GPIO17 | Input/ Output | General-Purpose Input Output 17 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM1TDAT | Input/ Output | TDM1 Serial Transmitter Data The transmit data signal for TDM 1. As an output, this can be the DATA_D data signal for TDM 1. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{DACK1}}$ | Output | DMA Acknowledge 1 The DMA controller drives this output to acknowledge the DMA transaction on the bus. |

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)

| Signal Name | Type | Description |
|----------------------------|---------------|--|
| GPIO18 | Input/ Output | General-Purpose Input Output 18 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM1RSYN | Input/ Output | TDM1 Receive Frame Sync The receive sync signal for TDM 1. As an input, this can be the DATA_B data signal for TDM 1. For configuration details, refer to the <i>MSC8122 Reference Manual</i> . |
| DREQ2 | Input | DMA Request 1 Used by an external peripheral to request DMA service. |
| GPIO19 | Input/ Output | General-Purpose Input Output 19 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM1RCLK | Input/ Output | TDM1 Receive Clock The receive clock signal for TDM 1. As an input, this can be the DATA_C data signal for TDM 1. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{DACK2}}$ | Output | DMA Acknowledge 2 The DMA controller drives this output to acknowledge the DMA transaction on the bus. |
| GPIO20 | Input/ Output | General-Purpose Input Output 20 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM1RDAT | Input/ Output | TDM1 Serial Receiver Data The receive data signal for TDM 1. As an input, this can be the DATA_A data signal for TDM 1. For configuration details, refer to the <i>MSC8122 Reference Manual</i> . |
| GPIO21 | Input/ Output | General-Purpose Input Output 21 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM0TSYN | Input/ Output | TDM0 Transmit frame Sync Transmit Frame Sync for TDM 0. |
| GPIO22 | Input/ Output | General-Purpose Input Output 22 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM0TCLK | Input | TDM 0 Transmit Clock Transmit Clock for TDM 0. |
| $\overline{\text{DONE2}}$ | Input/ Output | DMA Done 2 Signifies that the channel must be terminated. If the DMA generates DONE, the channel handling this peripheral is inactive. As an input to the DMA, DONE closes the channel much like a normal channel closing. Note: See the <i>MSC8122 Reference Manual</i> chapters on DMA and GPIO for information on configuring the DRACK or DONE mode and pin direction. |
| $\overline{\text{DRACK2}}$ | Output | DMA Data Request Acknowledge 2 Asserted by the DMA controller to indicate that the DMA controller has sampled the peripheral request. |

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)

| Signal Name | Type | Description |
|---------------------------|---------------|--|
| GPIO23 | Input/ Output | General-Purpose Input Output 23 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM0TDAT | Input/ Output | TDM0 Serial Transmitter Data The transmit data signal for TDM 0. As an output, this can be the DATA_D data signal for TDM 0. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ13}}$ | Input | Interrupt Request 13 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| GPIO24 | Input/ Output | General-Purpose Input Output 24 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM0RSYN | Input/ Output | TDM0 Receive Frame Sync The receive sync signal for TDM 0. As an input, this can be the DATA_B data signal for TDM 0. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ14}}$ | Input | Interrupt Request 14 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| GPIO25 | Input/ Output | General-Purpose Input Output 25 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM0RCLK | Input/ Output | TDM0 Receive Clock The receive clock signal for TDM 0. As an input, this can be the DATA_C data signal for TDM 0. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| $\overline{\text{IRQ15}}$ | Input | Interrupt Request 15 One of fifteen external lines that can request a service routine, via the internal interrupt controller, from the SC140 core. |
| GPIO26 | Input/ Output | General-Purpose Input Output 26 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TDM0RDAT | Input/ Output | TDM0 Serial Receiver Data The receive data signal for TDM 0. As an input, this can be the DATA_A data signal for TDM 0. For configuration details, refer to the <i>MSC8122 Reference Manual</i> chapter describing TDM operation. |
| GPIO27 | Input/ Output | General-Purpose Input Output 27 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| DREQ1 | Input | DMA Request 1 Used by an external peripheral to request DMA service. |
| URXD | Input | UART Receive Data |
| GPIO28 | Input/ Output | General-Purpose Input Output 28 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| DREQ2 | Input | DMA Request 2 Used by an external peripheral to request DMA service. |
| UTXD | Output | UART Transmit Data |

Table 1-7. GPIO, TDM, UART, Ethernet, and Timer Signals (Continued)

| Signal Name | Type | Description |
|-------------|---------------|---|
| GPIO29 | Input/ Output | General-Purpose Input Output 29 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| CHIP_ID3 | Input | Chip ID 3 Determines the chip ID of the MSC8122 DSI. It is sampled on the rising edge of $\overline{\text{PORESET}}$ signal. |
| ETHTX_EN | Output | Ethernet Transmit Enable Used to enable the Ethernet transmit controller for MII and RMII modes. |
| GPIO30 | Input/ Output | General-Purpose Input Output 30 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TIMER2 | Input/ Output | Timer 2 Each signal is configured as either input to the counter or output from the counter. For the configuration of the pin direction, refer to the <i>MSC8122 Reference Manual</i> . |
| TMCLK | Input | External TIMER Clock An external timer can connect directly to the SIU as the SIU clock. |
| SDA | Input/ Output | I²C-Bus Data Line This is the data line for the I ² C bus. |
| GPIO31 | Input/ Output | General-Purpose Input Output 31 One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two dedicated outputs. For details, refer to the <i>MSC8122 Reference Manual</i> GPIO programming model. |
| TIMER3 | Input/ Output | Timer 3 Each signal is configured as either input to or output from the counter. For the configuration of the pin direction, refer to the <i>MSC8122 Reference Manual</i> . |
| SCL | Input/ Output | I²C-Bus Clock Line This the clock line for the I ² C bus. |

1.7 Dedicated Ethernet Signals

Most Ethernet signals are multiplexed with the DSI/system bus and the GPIO ports. In addition to the multiplexed signals, there are three dedicated Ethernet signals that are described in **Table 1-8**.

Table 1-8. Dedicated Ethernet Signals

| Signal Name | Type | Signal Description |
|-------------|-------|---|
| ETHRX_CLK | Input | Receive Clock In MII mode, provides the timing reference for the receive signals. |
| ETHSYNC_IN | Input | Sync Input In SMII mode, is the sync signal input line. |
| ETHTX_CLK | Input | Transmit Clock In MII mode, provides the timing reference for transmit signals. |
| ETHREF_CLK | Input | Reference Clock In RMII mode, provides the timing reference. |
| ETHCLOCK | Input | Ethernet Clock In SMII mode, provides the Ethernet clock signal. |

Table 1-8. Dedicated Ethernet Signals

| Signal Name | Type | Signal Description |
|-------------|-------|--|
| ETHCRS | Input | Carrier Sense In MII mode, indicates that either the transmit or receive medium is non-idle. |
| ETHRXD | Input | Ethernet Receive Data In SMII mode, used for the Ethernet receive data. |

1.8 EOnCE Event and JTAG Test Access Port Signals

The MSC8122 uses two sets of debugging signals for the two types of internal debugging modules: EOnCE and the JTAG TAP controller. Each internal SC140 core has an EOnce module, but they are all accessed externally by the same two signals EE0 and EE1. The MSC8122 supports the standard set of test access port (TAP) signals defined by IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture specification and described in Table 1-9.

Table 1-9. JTAG TAP Signals

| Signal Name | Type | Signal Description |
|-------------|--------|--|
| EE0 | Input | EOnCE Event Bit 0 Puts the internal SC140 cores into Debug mode. |
| EE1 | Output | EOnCE Event Bit 1 Indicates that at least one on-device SC140 core is in Debug mode. |
| TCK | Input | Test Clock —Synchronizes JTAG test logic. |
| TDI | Input | Test Data Input —A test data serial signal for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor. |
| TDO | Output | Test Data Output —A test data serial signal for test instructions and data. TDO can be tri-stated. The signal is actively driven in the shift-IR and shift-DR controller states and changes on the falling edge of TCK. |
| TMS | Input | Test Mode Select —Sequences the test controller state machine, is sampled on the rising edge of TCK, and has an internal pull-up resistor. |
| TRST | Input | Test Reset —Asynchronously initializes the test controller; must be asserted during power up. |

1.9 Reserved Signals

Table 1-10. Reserved Signals

| Signal Name | Type | Signal Description |
|-------------|-------|--|
| TEST | Input | Test For manufacturing testing. You <i>must</i> connect this pin to GND. |

Specifications

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8122 User's Guide* and *MSC8122 Reference Manual*.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a “maximum” value for a specification never occurs in the same device with a “minimum” value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Specifications

Table 2-1 describes the maximum electrical ratings for the MSC8122.

Table 2-1. Absolute Maximum Ratings

| Rating | Symbol | Value | Unit |
|---|-----------|-------------|----------|
| Core and PLL supply voltage | V_{DD} | -0.2 to 1.6 | V |
| I/O supply voltage | V_{DDH} | -0.2 to 4.0 | V |
| Input voltage | V_{IN} | -0.2 to 4.0 | V |
| Maximum operating temperature: • Standard range • Extended range | T_J | 90 105 | °C °C |
| Minimum operating temperature • Standard range • Extended range | T_J | 0 -40 | °C °C |
| Storage temperature range | T_{STG} | -55 to +150 | °C |
| Notes: <ol style="list-style-type: none"> Functional operating conditions are given in Table 2-2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage. Section 4.5, <i>Thermal Considerations</i> includes a formula for computing the chip junction temperature (T_J). | | | |

2.2 Recommended Operating Conditions

Table 2-2 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 2-2. Recommended Operating Conditions

| Rating | Symbol | Value | Unit |
|---|-------------------------|--|-------------|
| Core and PLL supply voltage: • Standard — 400 MHz — 500 MHz • Reduced (300 and 400 MHz) | V_{DD} V_{CCSYN} | 1.14 to 1.26 1.16 to 1.24 1.07 to 1.13 | V V V |
| I/O supply voltage | V_{DDH} | 3.135 to 3.465 | V |
| Input voltage | V_{IN} | -0.2 to $V_{DDH}+0.2$ | V |
| Operating temperature range: • Standard • Extended | T_J T_J | 0 to 90 -40 to 105 | °C °C |

2.3 Thermal Characteristics

Table 2-3 describes thermal characteristics of the MSC8122 for the FC-PBGA packages.

Table 2-3. Thermal Characteristics for the MSC8122

| Characteristic | Symbol | FC-PBGA 20 × 20 mm ⁵ | | Unit |
|---|-----------------|------------------------------------|-------------------------------|------|
| | | Natural Convection | 200 ft/min (1 m/s) airflow | |
| Junction-to-ambient ^{1, 2} | $R_{\theta JA}$ | 26 | 21 | °C/W |
| Junction-to-ambient, four-layer board ^{1, 3} | $R_{\theta JA}$ | 19 | 15 | °C/W |
| Junction-to-board (bottom) ⁴ | $R_{\theta JB}$ | 9 | | °C/W |
| Junction-to-case ⁵ | $R_{\theta JC}$ | 0.9 | | °C/W |
| Junction-to-package-top ⁶ | Ψ_{JT} | 1 | | °C/W |

Notes:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- Per JEDEC JESD51-6 with the board horizontal.
- Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Section 4.5, *Thermal Considerations* provides a detailed explanation of these characteristics.

2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC8122. The measurements in **Table 2-4** assume the following system conditions:

- $T_A = 25\text{ °C}$
- $V_{DD} =$
 - 300/400 MHz 1.1 V nominal = 1.07–1.13 V_{DC}
 - 400 MHz 1.2 V nominal = 1.14–1.26 V_{DC}
 - 500 MHz 1.2 V nominal = 1.16–1.24 V_{DC}
- $V_{DDH} = 3.3\text{ V} \pm 5\% V_{DC}$
- $GND = 0\text{ V}_{DC}$

Note: The leakage current is measured for nominal V_{DDH} and V_{DD} .

Table 2-4. DC Electrical Characteristics

| Characteristic | Symbol | Min | Typical | Max | Unit |
|--|-----------|------|------------------|-------|---------|
| Input high voltage ¹ , all inputs except CLKIN | V_{IH} | 2.0 | — | 3.465 | V |
| Input low voltage ¹ | V_{IL} | GND | 0 | 0.4 | V |
| CLKIN input high voltage | V_{IHC} | 2.4 | 3.0 | 3.465 | V |
| CLKIN input low voltage | V_{ILC} | GND | 0 | 0.4 | V |
| Input leakage current, $V_{IN} = V_{DDH}$ | I_{IN} | -1.0 | 0.09 | 1 | μ A |
| Tri-state (high impedance off state) leakage current, $V_{IN} = V_{DDH}$ | I_{OZ} | -1.0 | 0.09 | 1 | μ A |
| Signal low input current, $V_{IL} = 0.4 V^2$ | I_L | -1.0 | 0.09 | 1 | μ A |
| Signal high input current, $V_{IH} = 2.0 V^2$ | I_H | -1.0 | 0.09 | 1 | μ A |
| Output high voltage, $I_{OH} = -2 mA$, except open drain pins | V_{OH} | 2.0 | 3.0 | — | V |
| Output low voltage, $I_{OL} = 3.2 mA$ | V_{OL} | — | 0 | 0.4 | V |
| Internal supply current: | | | | | |
| • Wait mode | I_{DDW} | — | 375 ³ | — | mA |
| • Stop mode | I_{DDS} | — | 290 ³ | — | mA |
| Typical power 400 MHz at 1.2 V ⁴ | P | — | 1.15 | — | W |

Notes:

1. See **Figure 2-1** for undershoot and overshoot voltages.
2. Not tested. Guaranteed by design.
3. Measured for 1.2 V core at 25°C junction temperature.
4. The typical power values were measured using an EFR code with the device running at a junction temperature of 25°C. No peripherals were enabled and the ICache was not enabled. The source code was optimized to use all the ALUs and AGUs and all four cores. It was created using CodeWarrior[®] 2.5. These values are provided as examples only. Power consumption is application dependent and varies widely. To assure proper board design with regard to thermal dissipation and maintaining proper operating temperatures, evaluate power consumption for your application and use the design guidelines in **Chapter 4** of this document and in *MSC8102, MSC8122, and MSC8126 Thermal Management Design Guidelines (AN2601)*.




Figure 2-1. Overshoot/Undershoot Voltage for V_{IH} and V_{IL}

2.5 AC Timings

The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and inputs. When systems such as DSP farms are developed using the DSI, use a device loading of 4 pF per pin. AC timings are based on a 20 pF load, except where noted otherwise, and a 50 Ω transmission line. For loads smaller than 20 pF, subtract 0.06 ns per pF down to 10 pF load. For loads larger than 20 pF, add 0.06 ns for SIU/Ethernet/DSI delay and 0.07 ns for GPIO/TDM/timer delay. When calculating overall loading, also consider additional RC delay.

2.5.1 Output Buffer Impedances

Table 2-5. Output Buffer Impedances

| Output Buffers | Typical Impedance (Ω) |
|-------------------|--------------------------------|
| System bus | 50 |
| Memory controller | 50 |
| Parallel I/O | 50 |

Note: These are typical values at 65°C. The impedance may vary by $\pm 25\%$ depending on device process and operating temperature.

2.5.2 Start-Up Timing

Starting the device requires coordination among several input sequences including clocking, reset, and power.

Section 2.5.3 describes the clocking characteristics. **Section 2.5.4** describes the reset and power-up characteristics.

You must use the following guidelines when starting up an MSC8122 device:

- $\overline{\text{PORESET}}$ and $\overline{\text{TRST}}$ must be asserted externally for the duration of the power-up sequence. See **Table 2-10** for timing.
- If possible, bring up the V_{DD} and V_{DDH} levels together. For designs with separate power supplies, bring up the V_{DD} levels and then the V_{DDH} levels (see **Figure 2-3**).
- CLKIN should start toggling at least 16 cycles (starting after V_{DDH} reaches its nominal level) before $\overline{\text{PORESET}}$ deassertion to guarantee correct device operation (see **Figure 2-2** and **Figure 2-3**).
- CLKIN must not be pulled high during V_{DDH} power-up. CLKIN can toggle during this period.

The following figures show acceptable start-up sequence examples. **Figure 2-2** shows a sequence in which V_{DD} and V_{DDH} are raised together. **Figure 2-3** shows a sequence in which V_{DDH} is raised after V_{DD} and CLKIN begins to toggle as V_{DDH} rises.




Figure 2-2. Start-Up Sequence with V_{DD} and V_{DDH} Raised Together




Figure 2-3. Start-Up Sequence with V_{DD} Raised Before V_{DDH} with CLKIN Started with V_{DDH}

2.5.3 Clock and Timing Signals

The following sections include a description of clock signal characteristics. **Table 2-6** shows the maximum frequency values for internal (Core, Reference, Bus, and DSI) and external (CLKIN and CLKOUT) clocks. The user must ensure that maximum frequency values are not exceeded.

Table 2-6. Maximum Frequencies

| Characteristic | Maximum in MHz |
|--|---|
| Core frequency | 300/400/500 |
| Reference frequency (REFCLK) | 100/133/166 |
| Internal bus frequency (BLCK) | 100/133/166 |
| DSI clock frequency (HCLKIN) • Core frequency = 300 MHz • Core frequency = 400/500 MHz | HCLKIN \leq (min{70 MHz, CLKOUT}) HCLKIN \leq (min{100 MHz, CLKOUT}) |
| External clock frequency (CLKIN or CLKOUT) | 100/133/166 |

Table 2-7. Clock Frequencies

| Characteristics | Symbol | 300 MHz Device | | 400 MHz Device | | 500 MHz Device | |
|------------------------------------|--------------|----------------|-----|----------------|-------|----------------|-------|
| | | Min | Max | Min | Max | Min | Max |
| CLKIN frequency | F_{CLKIN} | 20 | 100 | 20 | 133.3 | 20 | 166.7 |
| BCLK frequency | F_{BCLK} | 40 | 100 | 40 | 133.3 | 40 | 166.7 |
| Reference clock (REFCLK) frequency | F_{REFCLK} | 40 | 100 | 40 | 133.3 | 40 | 166.7 |
| Output clock (CLKOUT) frequency | F_{CLKOUT} | 40 | 100 | 40 | 133.3 | 40 | 166.7 |
| SC140 core clock frequency | F_{CORE} | 200 | 300 | 200 | 400 | 200 | 500 |

Note: The rise and fall time of external clocks should be 3 ns maximum

Table 2-8. System Clock Parameters

| Characteristic | Min | Max | Unit |
|-------------------------------------|-----|----------------------|------|
| Phase jitter between BCLK and CLKIN | — | 0.3 | ns |
| CLKIN frequency | 20 | see Table 2-7 | MHz |
| CLKIN slope | — | 3 | ns |
| PLL input clock (after predivider) | 20 | 100 | MHz |

Table 2-8. System Clock Parameters

| Characteristic | Min | Max | Unit |
|---|-----|------|------|
| PLL output frequency (VCO output) | 800 | | MHz |
| • 300 MHz core | | 1200 | MHz |
| • 400 MHz core | | 1600 | MHz |
| • 500 MHz core | | 2000 | MHz |
| CLKOUT frequency jitter ¹ | — | 200 | ps |
| CLKOUT phase jitter ¹ with CLKIN phase jitter of ± 100 ps. | — | 500 | ps |
| Notes: 1. Peak-to-peak. 2. Not tested. Guaranteed by design. | | | |

2.5.4 Reset Timing

The MSC8122 has several inputs to the reset logic:

- Power-on reset ($\overline{\text{PORESET}}$)
- External hard reset ($\overline{\text{HRESET}}$)
- External soft reset ($\overline{\text{SRESET}}$)
- Software watchdog reset
- Bus monitor reset
- Host reset command through JTAG

All MSC8122 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 2-9** describes the reset sources.

Table 2-9. Reset Sources

| Name | Direction | Description |
|--|---------------|---|
| Power-on reset ($\overline{\text{PORESET}}$) | Input | Initiates the power-on reset flow that resets the MSC8122 and configures various attributes of the MSC8122. On $\overline{\text{PORESET}}$, the entire MSC8122 device is reset. SPLL states is reset, $\overline{\text{HRESET}}$ and $\overline{\text{SRESET}}$ are driven, the SC140 extended cores are reset, and system configuration is sampled. The clock mode (MODCK bits), reset configuration mode, boot mode, Chip ID, and use of either a DSI 64 bits port or a System Bus 64 bits port are configured only when $\overline{\text{PORESET}}$ is asserted. |
| External hard reset ($\overline{\text{HRESET}}$) | Input/ Output | Initiates the hard reset flow that configures various attributes of the MSC8122. While $\overline{\text{HRESET}}$ is asserted, $\overline{\text{SRESET}}$ is also asserted. $\overline{\text{HRESET}}$ is an open-drain pin. Upon hard reset, $\overline{\text{HRESET}}$ and $\overline{\text{SRESET}}$ are driven, the SC140 extended cores are reset, and system configuration is sampled. The most configurable features are reconfigured. These features are defined in the 32-bit hard reset configuration word described in <i>Hard Reset Configuration Word</i> section of the <i>Reset</i> chapter in the <i>MSC8122 Reference Manual</i> . |
| External soft reset ($\overline{\text{SRESET}}$) | Input/ Output | Initiates the soft reset flow. The MSC8122 detects an external assertion of $\overline{\text{SRESET}}$ only if it occurs while the MSC8122 is not asserting reset. $\overline{\text{SRESET}}$ is an open-drain pin. Upon soft reset, $\overline{\text{SRESET}}$ is driven, the SC140 extended cores are reset, and system configuration is maintained. |
| Software watchdog reset | Internal | When the MSC8122 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence. |
| Bus monitor reset | Internal | When the MSC8122 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence. |
| Host reset command through the TAP | Internal | When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the soft reset signal and an internal soft reset sequence is generated. |

Table 2-10 summarizes the reset actions that occur as a result of the different reset sources.

Table 2-10. Reset Actions for Each Reset Source

| Reset Action/Reset Source | Power-On Reset (PORESET) | Hard Reset ($\overline{\text{HRESET}}$) | Soft Reset ($\overline{\text{SRESET}}$) | |
|---|--------------------------|---|---|---------------------------------------|
| | External only | External or Internal (Software Watchdog or Bus Monitor) | External | JTAG Command: EXTEST, CLAMP, or HIGHZ |
| Configuration pins sampled (Refer to Section 2.5.4.1 for details). | Yes | No | No | No |
| SPLL state reset | Yes | No | No | No |
| System reset configuration write through the DSI | Yes | No | No | No |
| System reset configuration write through the system bus | Yes | Yes | No | No |
| $\overline{\text{HRESET}}$ driven | Yes | Yes | No | No |
| SIU registers reset | Yes | Yes | No | No |
| IPBus modules reset (TDM, UART, Timers, DSI, IPBus master, GIC, HS, and GPIO) | Yes | Yes | Yes | Yes |
| $\overline{\text{SRESET}}$ driven | Yes | Yes | Yes | Depends on command |
| SC140 extended cores reset | Yes | Yes | Yes | Yes |
| MQBS reset | Yes | Yes | Yes | Yes |

2.5.4.1 Power-On Reset ($\overline{\text{PORESET}}$) Pin

Asserting $\overline{\text{PORESET}}$ initiates the power-on reset flow. $\overline{\text{PORESET}}$ must be asserted externally for at least 16 CLKIN cycles after V_{DD} and V_{DDH} are both at their nominal levels.

2.5.4.2 Reset Configuration

The MSC8122 has two mechanisms for writing the reset configuration:

- Through the direct slave interface (DSI)
- Through the system bus. When the reset configuration is written through the system bus, the MSC8122 acts as a configuration master or a configuration slave. If configuration slave is selected, but no special configuration word is written, a default configuration word is applied.

Fourteen signal levels (see **Chapter 1** for signal description details) are sampled on $\overline{\text{PORESET}}$ deassertion to define the Reset Configuration Mode and boot and operating conditions:

- $\overline{\text{RSTCONF}}$
- CNFGS
- DSISYNC
- DSI64
- CHIP_ID[0–3]
- BM[0–2]
- SWTE
- MODCK[1–2]

2.5.4.3 Reset Timing Tables

Table 2-11 and Figure 2-4 describe the reset timing for a reset configuration write through the direct slave interface (DSI) or through the system bus.

Table 2-11. Timing for a Reset Configuration Write through the DSI or System Bus

| No. | Characteristics | Expression | Min | Max | Unit |
|-----|--|---|-------------------------|-----------------------|--|
| 1 | Required external $\overline{\text{PORESET}}$ duration minimum • CLKIN = 20 MHz • CLKIN = 100 MHz (300 MHz core) • CLKIN = 133 MHz (400 MHz core) • CLKIN = 166 MHz (500 MHz core) | 16/CLKIN | 800 160 120 96 | — | ns |
| 2 | Delay from deassertion of external $\overline{\text{PORESET}}$ to deassertion of internal $\overline{\text{PORESET}}$ • CLKIN = 20 MHz to 166 MHz | 1024/CLKIN | 6.17 | 51.2 | μs |
| 3 | Delay from de-assertion of internal $\overline{\text{PORESET}}$ to SPLL lock • CLKIN = 20 MHz (RDF = 1) • CLKIN = 100 MHz (RDF = 1) (300 MHz core) • CLKIN = 133 MHz (RDF = 2) (400 MHz core) • CLKIN = 166 MHz (RDF = 2) (500 MHz core) | 6400/(CLKIN/RDF) (PLL reference clock-division factor) | 320 64 96 77 | 320 64 96 77 | μs μs μs μs |
| 5 | Delay from SPLL to $\overline{\text{HRESET}}$ deassertion • REFCLK = 40 MHz to 166 MHz | 512/REFCLK | 3.08 | 12.8 | μs |
| 6 | Delay from SPLL lock to $\overline{\text{SRESET}}$ deassertion • REFCLK = 40 MHz to 166 MHz | 515/REFCLK | 3.10 | 12.88 | μs |
| 7 | Setup time from assertion of $\overline{\text{RSTCONF}}$, $\overline{\text{CNFGS}}$, $\overline{\text{DSISYNC}}$, $\overline{\text{DSI64}}$, $\overline{\text{CHIP_ID}}[0-3]$, $\overline{\text{BM}}[0-2]$, $\overline{\text{SWTE}}$, and $\overline{\text{MODCK}}[1-2]$ before deassertion of $\overline{\text{PORESET}}$ | | 3 | — | ns |
| 8 | Hold time from deassertion of $\overline{\text{PORESET}}$ to deassertion of $\overline{\text{RSTCONF}}$, $\overline{\text{CNFGS}}$, $\overline{\text{DSISYNC}}$, $\overline{\text{DSI64}}$, $\overline{\text{CHIP_ID}}[0-3]$, $\overline{\text{BM}}[0-2]$, $\overline{\text{SWTE}}$, and $\overline{\text{MODCK}}[1-2]$ | | 5 | — | ns |

Note: Timings are not tested, but are guaranteed by design.




Figure 2-4. Timing Diagram for a Reset Configuration Write

2.5.5 System Bus Access Timing

2.5.5.1 Core Data Transfers

Generally, all MSC8122 bus and system output signals are driven from the rising edge of the reference clock (REFCLK). The REFCLK is the CLKIN signal. Memory controller signals, however, trigger on four points within a REFCLK cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge of REFCLK (and T3 at the falling edge), but the spacing of T2 and T4 depends on the PLL clock ratio selected, as **Table 2-12** shows.

Table 2-12. Tick Spacing for Memory Controller Signals

| BCLK/SC140 clock | Tick Spacing (T1 Occurs at the Rising Edge of REFCLK) | | |
|---------------------|---|------------|-------------|
| | T2 | T3 | T4 |
| 1:4, 1:6, 1:8, 1:10 | 1/4 REFCLK | 1/2 REFCLK | 3/4 REFCLK |
| 1:3 | 1/6 REFCLK | 1/2 REFCLK | 4/6 REFCLK |
| 1:5 | 2/10 REFCLK | 1/2 REFCLK | 7/10 REFCLK |

Figure 2-5 is a graphical representation of **Table 2-12**.




Figure 2-5. Internal Tick Spacing for Memory Controller Signals

The UPM machine and GPCM machine outputs change on the internal tick selected by the memory controller configuration. The AC timing specifications are relative to the internal tick. SDRAM machine outputs change only on the REFCLK rising edge.

Table 2-13. AC Timing for SIU Inputs

| No. | Characteristic | Value for Bus Speed in MHz | | | | Units |
|-----------------|---|----------------------------|-------|-------|--------------|-------|
| | | Ref = CLKIN | | | Ref = CLKOUT | |
| | | 1.1 V | 1.2 V | 1.2 V | 1.2 V | |
| | | 100/ 133 | 133 | 166 | 133 | |
| 10 | Hold time for all signals after the 50% level of the REFCLK rising edge | 0.5 | 0.5 | 0.5 | 0.5 | ns |
| 11a | $\overline{ARTRY}/\overline{ABB}$ set-up time before the 50% level of the REFCLK rising edge | 3.1 | 3.0 | 3.0 | 3.0 | ns |
| 11b | $\overline{DBG}/\overline{DBB}/\overline{BG}/\overline{BR}/\overline{TC}$ set-up time before the 50% level of the REFCLK rising edge | 3.6 | 3.3 | 3.3 | 3.3 | ns |
| 11c | \overline{AACK} set-up time before the 50% level of the REFCLK rising edge | 3.0 | 2.9 | 2.9 | 2.9 | ns |
| 11d | $\overline{TA}/\overline{TEA}/\overline{PSDVAL}$ set-up time before the 50% level of the REFCLK rising edge • Data-pipeline mode • Non-pipeline mode | 3.5 | 3.4 | 3.4 | 3.4 | ns |
| | | 4.4 | 4.0 | 4.0 | 4.0 | ns |
| 12 | Data bus set-up time before REFCLK rising edge in Normal mode • Data-pipeline mode • Non-pipeline mode | 1.9 | 1.8 | 1.7 | 1.8 | ns |
| | | 4.2 | 4.0 | 4.0 | 4.0 | ns |
| 13 ¹ | Data bus set-up time before the 50% level of the REFCLK rising edge in ECC and PARITY modes • Data-pipeline mode • Non-pipeline mode | 2.0 | 2.0 | 2.0 | 2.0 | ns |
| | | 8.2 | 7.3 | 7.3 | 7.3 | ns |
| 14 ¹ | DP set-up time before the 50% level of the REFCLK rising edge • Data-pipeline mode • Non-pipeline mode | 2.0 | 2.0 | 2.0 | 2.0 | ns |
| | | 7.9 | 6.1 | 6.1 | 6.1 | ns |
| 15a | \overline{TS} and Address bus set-up time before the 50% level of the REFCLK rising edge • Extra cycle mode (SIUBCR[EXDD] = 0) • No extra cycle mode (SIUBCR[EXDD] = 1) | 4.2 | 3.8 | 3.8 | 3.8 | ns |
| | | 5.5 | 5.0 | 5.0 | 5.0 | ns |
| 15b | Address attributes: $\overline{TT}/\overline{TBST}/\overline{TSZ}/\overline{GBL}$ set-up time before the 50% level of the REFCLK rising edge • Extra cycle mode (SIUBCR[EXDD] = 0) • No extra cycle mode (SIUBCR[EXDD] = 1) | 3.7 | 3.5 | 3.5 | 3.5 | ns |
| | | 4.8 | 4.4 | 4.4 | 4.4 | ns |
| 16 | PUPMWAIT signal set-up time before the 50% level of the REFCLK rising edge | 3.7 | 3.7 | 3.7 | 3.7 | ns |

Notes:

1. Timings specifications 13 and 14 in non-pipeline mode are more restrictive than MSC8102 timings.
2. Values are measured from the 50% TTL transition level relative to the 50% level of the REFCLK rising edge.

Table 2-14. AC Timing for SIU Outputs

| No. | Characteristic | Value for Bus Speed in MHz ³ | | | | Units |
|--|---|---|-------|-------|--------------|-------|
| | | Ref = CLKIN | | | Ref = CLKOUT | |
| | | 1.1 V | 1.2 V | 1.2 V | 1.2 V | |
| | | 100/133 | 133 | 166 | 100/133 | |
| 30 ² | Minimum delay from the 50% level of the REFCLK for all signals | 0.9 | 0.8 | 0.8 | 1.0 | ns |
| 31 | $\overline{\text{PSDVAL}}/\overline{\text{TEA}}/\overline{\text{TA}}$ max delay from the 50% level of the REFCLK rising edge | 6.0 | 4.9 | 4.9 | 5.8 | ns |
| 32a | Address bus max delay from the 50% level of the REFCLK rising edge <ul style="list-style-type: none"> Multi-master mode (SIUBCR[EBM] = 1) Single-master mode (SIUBCR[EBM] = 0) | 6.4 | 5.5 | 5.5 | 6.4 | ns |
| | | 5.3 | 4.2 | 3.9 | 5.1 | ns |
| 32b | Address attributes: $\overline{\text{TT}}[0-1]/\overline{\text{TBST}}/\overline{\text{TSZ}}/\overline{\text{GBL}}$ max delay from the 50% level of the REFCLK rising edge | 6.4 | 5.1 | 5.1 | 6.0 | ns |
| 32c | Address attributes: $\overline{\text{TT}}[2-4]/\overline{\text{TC}}$ max delay from the 50% level of the REFCLK rising edge | 6.9 | 5.7 | 5.7 | 6.6 | ns |
| 32d | $\overline{\text{BADDR}}$ max delay from the 50% level of the REFCLK rising edge | 5.2 | 4.2 | 4.2 | 5.1 | ns |
| 33a | Data bus max delay from the 50% level of the REFCLK rising edge <ul style="list-style-type: none"> Data-pipeline mode Non-pipeline mode | 4.8 | 3.9 | 3.7 | 4.8 | ns |
| | | 7.1 | 6.1 | 6.1 | 7.0 | ns |
| 33b | DP max delay from the 50% level of the REFCLK rising edge <ul style="list-style-type: none"> Data-pipeline mode Non-pipeline mode | 6.0 | 5.3 | 5.3 | 6.2 | ns |
| | | 7.5 | 6.5 | 6.5 | 7.4 | ns |
| 34 | Memory controller signals/ $\overline{\text{ALE}}/\overline{\text{CS}}[0-4]$ max delay from the 50% level of the REFCLK rising edge | 5.1 | 4.2 | 3.9 | 5.1 | ns |
| 35a | $\overline{\text{DBG}}/\overline{\text{BG}}/\overline{\text{BR}}/\overline{\text{DBB}}$ max delay from the 50% level of the REFCLK rising edge | 6.0 | 4.7 | 4.7 | 5.6 | ns |
| 35b | $\overline{\text{AACK}}/\overline{\text{ABB}}/\overline{\text{TS}}/\overline{\text{CS}}[5-7]$ max delay from the 50% level of the REFCLK rising edge | 5.5 | 4.5 | 4.5 | 5.4 | ns |
| <p>Notes:</p> <ol style="list-style-type: none"> Values are measured from the 50% level of the REFCLK rising edge to the 50% signal level and assume a 20 pF load except where otherwise specified. The load for specification 30 is 10 pF. The load for the other specifications in this table is 20 pF. For a 15 pF load, subtract 0.3 ns from the listed value. The maximum bus frequency depends on the mode: <ul style="list-style-type: none"> In 60x-compatible mode connected to another MSC8122 device, the frequency is determined by adding the input and output longest timing values, which results in the total delay for 20 pF output capacitance. You must also account for other influences that can affect timing, such as on-board clock skews, on-board noise delays, and so on. In single-master mode, the frequency depends on the timing of the devices connected to the MSC8122. To achieve maximum performance on the bus in single-master mode, disable the $\overline{\text{DBB}}$ signal by writing a 1 to the SIUMCR[BDD] bit. See the SIU chapter in the <i>MSC8122 Reference Manual</i> for details. | | | | | | |




Figure 2-6. Bus Signal Timing

2.5.5.2 CLKIN to CLKOUT Skew

Table 2-16 describes the CLKOUT-to-CLKIN skew timing.

Table 2-15. CLKOUT Skew

| No. | Characteristic | Min ¹ | Max ¹ | Units |
|--|---|------------------|------------------|-------|
| 20 | Rise-to-rise skew • V _{DD} = 1.1 V • V _{DD} = 1.2 V | 0.0 | 0.95 | ns |
| | | 0.0 | 0.85 | ns |
| 21 | Fall-to-fall skew • V _{DD} = 1.1 V • V _{DD} = 1.2 V | -1.5 | 1.0 | ns |
| | | -0.8 | 1.0 | ns |
| 22 | CLKOUT phase (1.2 V, 133 MHz) • Phase high • Phase low | 2.8 | — | ns |
| | | 2.8 | — | ns |
| 23 | CLKOUT phase (1.1 V, 133 MHz) • Phase high • Phase low | 2.2 | — | ns |
| | | 2.2 | — | ns |
| 24 | CLKOUT phase (1.1 V, 100 MHz) • Phase high • Phase low | 3.3 | — | ns |
| | | 3.3 | — | ns |
| Notes: <ol style="list-style-type: none"> 1. A positive number indicates that CLKOUT precedes CLKIN, A negative number indicates that CLKOUT follows CLKIN. 2. Skews are measured in clock mode 29, with a CLKIN:CLKOUT ratio of 1:1. The same skew is valid for all clock modes. 3. CLKOUT skews are measured using a load of 10 pF. 4. CLKOUT skews and phase are not measured for 500/166 Mhz parts because these parts only use CLKIN mode. | | | | |

For designs that use the CLKOUT synchronization mode, use the skew values listed in Table 2-15 to adjust the rise-to-fall timing values specified for CLKIN synchronization. Figure 2-7 shows the relationship between the CLKOUT and CLKIN timings.




Figure 2-7. CLKOUT and CLKIN Signals.

2.5.5.3 DMA Data Transfers

Table 2-16 describes the DMA signal timing.

Table 2-16. DMA Signals

| No. | Characteristic | Ref = CLKIN | | Ref = CLKOUT (1.2 V only) | | Units |
|-----|--|-------------|-----|------------------------------|-----|-------|
| | | Min | Max | Min | Max | |
| 37 | DREQ set-up time before the 50% level of the falling edge of REFCLK | 5.0 | — | 5.0 | — | ns |
| 38 | DREQ hold time after the 50% level of the falling edge of REFCLK | 0.5 | — | 0.5 | — | ns |
| 39 | \overline{DONE} set-up time before the 50% level of the rising edge of REFCLK | 5.0 | — | 5.0 | — | ns |
| 40 | \overline{DONE} hold time after the 50% level of the rising edge of REFCLK | 0.5 | — | 0.5 | — | ns |
| 41 | $\overline{DACK/DRACK/DONE}$ delay after the 50% level of the REFCLK rising edge | 0.5 | 7.5 | 0.5 | 8.4 | ns |

The DREQ signal is synchronized with REFCLK. To achieve fast response, a synchronized peripheral should assert DREQ according to the timings in Table 2-16. Figure 2-8 shows synchronous peripheral interaction.




Figure 2-8. DMA Signals

2.5.6 DSI Timing


The timings in the following sections are based on a 20 pF capacitive load.

2.5.6.1 DSI Asynchronous Mode

Table 2-17. DSI Asynchronous Mode Timing

| No. | Characteristics | Min | Max | Unit |
|---------------|---|--|--|----------------------------|
| 100 | Attributes ¹ set-up time before strobe (HWBS[n]) assertion | 1.5 | — | ns |
| 101 | Attributes ¹ hold time after data strobe deassertion | 1.3 | — | ns |
| 102 | Read/Write data strobe deassertion width: <ul style="list-style-type: none"> • DCR[HTAAD] = 1 <ul style="list-style-type: none"> — Consecutive access to the same DSI — Different device with DCR[HTADT] = 01 — Different device with DCR[HTADT] = 10 — Different device with DCR[HTADT] = 11 • DCR[HTAAD] = 0 | $1.8 + T_{REFCLK}$ $5 + T_{REFCLK}$ $5 + (1.5 \times T_{REFCLK})$ $5 + (2.5 \times T_{REFCLK})$ $1.8 + T_{REFCLK}$ | — | ns ns ns ns ns |
| 103 | Read data strobe deassertion to output data high impedance | — | 8.5 | ns |
| 104 | Read data strobe assertion to output data active from high impedance | 2.0 | — | ns |
| 105 | Output data hold time after read data strobe deassertion | 2.2 | — | ns |
| 106 | Read/Write data strobe assertion to \overline{HTA} active from high impedance | 2.2 | — | ns |
| 107 | Output data valid to \overline{HTA} assertion | 3.2 | — | ns |
| 108 | Read/Write data strobe assertion to \overline{HTA} valid ² <ul style="list-style-type: none"> • 1.1 V core • 1.2 V core | — — | 7.4 6.7 | ns ns |
| 109 | Read/Write data strobe deassertion to output \overline{HTA} high impedance. (DCR[HTAAD] = 0, \overline{HTA} at end of access released at logic 0) | — | 6.5 | ns |
| 110 | Read/Write data strobe deassertion to output \overline{HTA} deassertion. (DCR[HTAAD] = 1, \overline{HTA} at end of access released at logic 1) | — | 6.5 | ns |
| 111 | Read/Write data strobe deassertion to output \overline{HTA} high impedance. (DCR[HTAAD] = 1, \overline{HTA} at end of access released at logic 1 <ul style="list-style-type: none"> • DCR[HTADT] = 01 • DCR[HTADT] = 10 • DCR[HTADT] = 11 | — | $5 + T_{REFCLK}$ $5 + (1.5 \times T_{REFCLK})$ $5 + (2.5 \times T_{REFCLK})$ | ns ns ns |
| 112 | Read/Write data strobe assertion width | $1.8 + T_{REFCLK}$ | — | ns |
| 201 | Host data input set-up time before write data strobe deassertion | 1.0 | — | ns |
| 202 | Host data input hold time after write data strobe deassertion <ul style="list-style-type: none"> • 1.1 V core • 1.2 V core | 1.7 1.5 | — — | ns ns |
| Notes: | <ol style="list-style-type: none"> 1. <i>Attributes</i> refers to the following signals: HCS, HA[11–29], HCID[0–4], HDST, HRW, HRDS, and HWBSn. 2. This specification is tested in dual-strobe mode. Timing in single-strobe mode is guaranteed by design. 3. All values listed in this table are tested or guaranteed by design. | | | |


Figure 2-9 shows DSI asynchronous read signals timing.



- Notes:**
1. Used for single-strobe mode access.
 2. Used for dual-strobe mode access.
 3. \overline{HTA} released at logic 0 ($DCR[HTAAD] = 0$) at end of access; used with pull-down implementation.
 4. \overline{HTA} released at logic 1 ($DCR[HTAAD] = 1$) at end of access; used with pull-up implementation.

Figure 2-9. Asynchronous Single- and Dual-Strobe Modes Read Timing Diagram


Figure 2-10 shows DSI asynchronous write signals timing.



- Notes:**
1. Used for single-strobe mode access.
 2. Used for dual-strobe mode access.
 3. \overline{HTA} released at logic 0 (DCR[HTAAD] = 0) at end of access; used with pull-down implementation.
 4. \overline{HTA} released at logic 1 (DCR[HTAAD] = 1) at end of access; used with pull-up implementation.

Figure 2-10. Asynchronous Single- and Dual-Strobe Modes Write Timing Diagram

Figure 2-11 shows DSI asynchronous broadcast write signals timing.



- Notes:**
1. Used for single-strobe mode access.
 2. Used for dual-strobe mode access.

Figure 2-11. Asynchronous Broadcast Write Timing Diagram

2.5.6.2 DSI Synchronous Mode

Table 2-18. DSI Inputs in Synchronous Mode

| No. | Characteristic | Expression | 1.1 V Core | | 1.2 V Core | | Units |
|-----|----------------------------------|-----------------------------------|------------|------|------------|------|-------|
| | | | Min | Max | Min | Max | |
| 120 | HCLKIN cycle time ^{1,2} | HTC | 10.0 | 55.6 | 10.0 | 55.6 | ns |
| 121 | HCLKIN high pulse width | $(0.5 \pm 0.1) \times \text{HTC}$ | 4.0 | 33.3 | 4.0 | 33.3 | ns |
| 122 | HCLKIN low pulse width | $(0.5 \pm 0.1) \times \text{HTC}$ | 4.0 | 33.3 | 4.0 | 33.3 | ns |
| 123 | HA[11–29] inputs set-up time | — | 1.2 | — | 1.2 | — | ns |
| 124 | HD[0–63] inputs set-up time | — | 0.6 | — | 0.4 | — | ns |
| 125 | HCID[0–4] inputs set-up time | — | 1.3 | — | 1.3 | — | ns |
| 126 | All other inputs set-up time | — | 1.2 | — | 1.2 | — | ns |
| 127 | All inputs hold time | — | 1.5 | — | 1.5 | — | ns |

Notes:

- Values are based on a frequency range of 18–100 MHz.
- Refer to **Table 2-6** for HCLKIN frequency limits.

Table 2-19. DSI Outputs in Synchronous Mode

| No. | Characteristic | 1.1 V Core | | 1.2 V Core | | Units |
|-----|---|------------|-----|------------|-----|-------|
| | | Min | Max | Min | Max | |
| 128 | HCLKIN high to HD[0–63] output active | 2.0 | — | 2.0 | — | ns |
| 129 | HCLKIN high to HD[0–63] output valid | — | 7.6 | — | 6.3 | ns |
| 130 | HD[0–63] output hold time | 1.7 | — | 1.7 | — | ns |
| 131 | HCLKIN high to HD[0–63] output high impedance | — | 8.3 | — | 7.6 | ns |
| 132 | HCLKIN high to HTA output active | 2.2 | — | 2.0 | — | ns |
| 133 | HCLKIN high to HTA output valid | — | 7.4 | — | 5.9 | ns |
| 134 | HTA output hold time | 1.7 | — | 1.7 | — | ns |
| 135 | HCLKIN high to HTA high impedance | — | 7.5 | — | 6.3 | ns |




Figure 2-12. DSI Synchronous Mode Signals Timing Diagram

2.5.7 TDM Timing

Table 2-20. TDM Timing

| No. | Characteristic | Expression | 1.1 V Core | | 1.2 V Core | | Units |
|-----|---|---------------------------|------------|------|------------|------|-------|
| | | | Min | Max | Min | Max | |
| 300 | TDMxRCLK/TDMxTCLK | TC ¹ | 16 | — | 16 | — | ns |
| 301 | TDMxRCLK/TDMxTCLK high pulse width | $(0.5 \pm 0.1) \times TC$ | 7 | — | 7 | — | ns |
| 302 | TDMxRCLK/TDMxTCLK low pulse width | $(0.5 \pm 0.1) \times TC$ | 7 | — | 7 | — | ns |
| 303 | TDM receive all input set-up time | | 1.3 | — | 1.3 | — | ns |
| 304 | TDM receive all input hold time | | 1.0 | — | 1.0 | — | ns |
| 305 | TDMxTCLK high to TDMxTDAT/TDMxRCLK output active ^{2,3} | | 2.8 | — | 2.8 | — | ns |
| 306 | TDMxTCLK high to TDMxTDAT/TDMxRCLK output | | — | 10.0 | — | 8.8 | ns |
| 307 | All output hold time ⁴ | | 2.5 | — | 2.5 | — | ns |
| 308 | TDMxTCLK high to TDMxTDAT/TDMxRCLK output high impedance ^{2,3} | | — | 10.7 | — | 10.5 | ns |
| 309 | TDMxTCLK high to TDMxTSYN output valid ² | | — | 9.7 | — | 8.5 | ns |
| 310 | TDMxTSYN output hold time ⁴ | | 2.5 | — | 2.5 | — | ns |

Notes:

1. Values are based on a a maximum frequency of 62.5 MHz. The TDM interface supports any frequency below 62.5 MHz. Devices operating at 300 MHz are limited to a maximum TDMxRCLK/TDMxTCLK frequency of 50 MHz.
2. Values are based on 20 pF capacitive load.
3. When configured as an output, TDMxRCLK acts as a second data link. See the *MSC8122 Reference Manual* for details.
4. Values are based on 10 pF capacitive load.




Figure 2-13. TDM Inputs Signals




Figure 2-14. TDM Output Signals

2.5.8 UART Timing

Table 2-21. UART Timing

| No. | Characteristics | Expression | Min | Max | Unit |
|-----|--|------------------------|-------|-----|------|
| 400 | URXD and UTXD inputs high/low duration | $16 \times T_{REFCLK}$ | 160.0 | — | ns |
| 401 | URXD and UTXD inputs rise/fall time | | | 10 | ns |
| 402 | UTXD output rise/fall time | | | 10 | ns |




Figure 2-15. UART Input Timing




Figure 2-16. UART Output Timing

2.5.9 Timer Timing

Table 2-22. Timer Timing

| No. | Characteristics | Ref = CLKIN | | Unit |
|-----|--|-------------|-----|------|
| | | Min | Max | |
| 500 | TIMERx frequency | 10.0 | — | ns |
| 501 | TIMERx Input high period | 4.0 | — | ns |
| 502 | TIMERx Output low period | 4.0 | — | ns |
| 503 | TIMERx Propagations delay from its clock input | 3.1 | 9.5 | ns |
| | | 2.8 | 8.1 | ns |




Figure 2-17. Timer Timing

2.5.10 Ethernet Timing

2.5.10.1 Management Interface Timing

Table 2-23. Ethernet Controller Management Interface Timing

| No. | Characteristics | Min | Max | Unit |
|-----|---|-----|-----|------|
| 801 | ETHMDIO to ETHMDC rising edge set-up time | 10 | — | ns |
| 802 | ETHMDC rising edge to ETHMDIO hold time | 10 | — | ns |




Figure 2-18. MDIO Timing Relationship to MDC

2.5.10.2 MII Mode Timing

Table 2-24. MII Mode Signal Timing

| No. | Characteristics | Min | Max | Unit |
|-----|--|-----|------|------|
| 803 | ETHRX_DV, ETHRXD[0-3], ETHRX_ER to ETHRX_CLK rising edge set-up time | 3.5 | — | ns |
| 804 | ETHRX_CLK rising edge to ETHRX_DV, ETHRXD[0-3], ETHRX_ER hold time | 3.5 | — | ns |
| 805 | ETHTX_CLK to ETHTX_EN, ETHTXD[0-3], ETHTX_ER output delay | 1 | 14.6 | ns |
| | | 1 | 12.6 | ns |




Figure 2-19. MII Mode Signal Timing

2.5.10.3 RMII Mode

Table 2-25. RMII Mode Signal Timing

| No. | Characteristics | 1.1 V Core | | 1.2 V Core | | Unit |
|-----|--|------------|------|------------|-----|------|
| | | Min | Max | Min | Max | |
| 806 | ETHTX_EN, ETHRXD[0-1], ETHCRS_DV, ETHRX_ER to ETHREF_CLK rising edge set-up time | 1.6 | — | 2 | — | ns |
| 807 | ETHREF_CLK rising edge to ETHRXD[0-1], ETHCRS_DV, ETHRX_ER hold time | 1.6 | — | 1.6 | — | ns |
| 811 | ETHREF_CLK rising edge to ETHTXD[0-1], ETHTX_EN output delay. | 3 | 12.5 | 3 | 11 | ns |




Figure 2-20. RMII Mode Signal Timing

2.5.10.4 SMII Mode

Table 2-26. SMII Mode Signal Timing

| No. | Characteristics | Min | Max | Unit |
|---------------|---|--------------------------------------|--------------------------------------|----------|
| 808 | ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge set-up time | 1.0 | — | ns |
| 809 | ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time | 1.0 | — | ns |
| 810 | ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay | 1.5 ¹ 1.5 ¹ | 6.0 ² 5.0 ² | ns ns |
| Notes: | 1. Measured using a 5 pF load. 2. Measured using a 15 pF load. | | | |




Figure 2-21. SMII Mode Signal Timing

2.5.11 GPIO Timing

Table 2-27. GPIO Timing

| No. | Characteristics | Ref = CLKIN | | Ref = CLKOUT (1.2 V only) | | Unit |
|-----|--|-------------|-----|---------------------------|-----|------|
| | | Min | Max | Min | Max | |
| 601 | REFCLK edge to GPIO out valid (GPIO out delay time) | — | 6.1 | — | 6.9 | ns |
| 602 | REFCLK edge to GPIO out not valid (GPIO out hold time) | 1.1 | — | 1.3 | — | ns |
| 603 | REFCLK edge to high impedance on GPIO out | — | 5.4 | — | 6.2 | ns |
| 604 | GPIO in valid to REFCLK edge (GPIO in set-up time) | 3.5 | — | 3.7 | — | ns |
| 605 | REFCLK edge to GPIO in not valid (GPIO in hold time) | 0.5 | — | 0.5 | — | ns |




Figure 2-22. GPIO Timing

2.5.12 EE Signals

Table 2-28. EE Pin Timing

| Number | Characteristics | Type | Min |
|--------|-----------------|---------------------------|----------------------|
| 65 | EE0 (input) | Asynchronous | 4 core clock periods |
| 66 | EE1 (output) | Synchronous to Core clock | 1 core clock period |

- Notes:**
1. The core clock is the SC140 core clock. The ratio between the core clock and CLKOUT is configured during power-on-reset.
 2. Refer to **Table 1-4** on page 1-6 for details on EE pin functionality.

Figure 2-23 shows the signal behavior of the EE pins.




Figure 2-23. EE Pin Timing

2.5.13 JTAG Signals

Table 2-29. JTAG Timing

| No. | Characteristics | All frequencies | | Unit |
|-----|--|-----------------|-----|------|
| | | Min | Max | |
| 700 | TCK frequency of operation ($1/(T_C \times 4)$); maximum 25 MHz) | 0.0 | 25 | MHz |
| 701 | TCK cycle time | 40.0 | — | ns |
| 702 | TCK clock pulse width measured at $V_M = 1.6$ V | • High | — | ns |
| | | • Low | — | ns |
| 703 | TCK rise and fall times | 0.0 | 3.0 | ns |

Table 2-29. JTAG Timing (Continued)

| No. | Characteristics | All frequencies | | Unit |
|-----|---|-----------------|------|------|
| | | Min | Max | |
| 704 | Boundary scan input data set-up time | 5.0 | — | ns |
| 705 | Boundary scan input data hold time | 20.0 | — | ns |
| 706 | TCK low to output data valid | 0.0 | 30.0 | ns |
| 707 | TCK low to output high impedance | 0.0 | 30.0 | ns |
| 708 | TMS, TDI data set-up time | 5.0 | — | ns |
| 709 | TMS, TDI data hold time | 20.0 | — | ns |
| 710 | TCK low to TDO data valid | 0.0 | 20.0 | ns |
| 711 | TCK low to TDO high impedance | 0.0 | 20.0 | ns |
| 712 | $\overline{\text{TRST}}$ assert time | 100.0 | — | ns |
| 713 | $\overline{\text{TRST}}$ set-up time to TCK low | 30.0 | — | ns |

Note: All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.




Figure 2-24. Test Clock Input Timing Diagram




Figure 2-25. Boundary Scan (JTAG) Timing Diagram




Figure 2-26. Test Access Port Timing Diagram




Figure 2-27. $\overline{\text{TRST}}$ Timing Diagram

Packaging

This section provides information on the MSC8122 package, including diagrams of the package pinouts and tables showing how the signals discussed in **Chapter 1** are allocated. The MSC8122 is available in a 431-pin flip chip-plastic ball grid array (FC-PBGA).

3.1 Package Description

Figure 3-1 and **Figure 3-2** show top and bottom views of the package, including pinouts. To conform to JEDEC requirements, the package is based on a 23×23 position (20×20 mm) layout with the outside perimeter depopulated. Therefore, ball position numbering starts with B2. Signal names shown in the figures are typically the signal assigned after reset. Signals that are only used during power-on reset (SWTE, DSISYNC, DSI64, MODCK[1–2], CNFGS, and CHIP_ID[0–3]) are not shown in these figures if there is another signal assigned to the pin after reset. Also, there are several signals that are designated as $\overline{\text{IRQ}}$ lines immediately after reset, but represent duplicate $\overline{\text{IRQ}}$ lines that should be reconfigured by the user. To represent these signals uniquely in the figures, the second functions (BADDR[29–31], DP[1–7], and $\overline{\text{INT_OUT}}$) are used.

Table 3-1 lists the MSC8122 signals alphabetically by signal name. Connections with multiple names are listed individually by each name. Signals with programmable polarity are shown both as signals which are asserted low (default) and high (that is, $\overline{\text{NAME}}/\text{NAME}$). **Table 3-2** lists the signals numerically by pin number. Each pin number is listed once with the various signals that are multiplexed to it. For simplicity, signals with programmable polarity are shown in this table only with their default name (asserted low).

Note: For Ethernet signals multiplexed with the DSI/system Bus (MII and RMII modes only), signals not used by the RMII mode are reserved when the Ethernet controller is multiplexed with the DSI/system bus and RMII mode is selected. These reserved signals can be left unconnected. These RMII reserved signals are not included in **Table 3-1**, but are indicated in **Table 3-2**.

Note: For Ethernet signals multiplexed with the GPIO/TDM signals, signals not used by the RMII or SMII mode can be assigned to their alternate GPIO or dedicated function, except for GPIO10 and GPIO14. If the Ethernet controller is enabled and multiplexed with the GPIO signals and SMII mode is selected, GPIO10 and GPIO14 (E21 and F21, respectively) must be left unconnected. These signals are designated as NC (no connect) in **Table 3-1** and **Table 3-2**.

Top View




Figure 3-1. MSC8122 Package, Top View

Bottom View




Figure 3-2. MSC8122 Package, Bottom View

Table 3-1. MSC8122 Signal Listing By Name

| Signal Name | Location Designator | Signal Name | Location Designator |
|---------------------------|---------------------|---------------------------|---------------------|
| A0 | AA20 | BADDR27 | J8 |
| A1 | AB21 | BADDR28 | L7 |
| A2 | AA21 | BADDR29 | L8 |
| A3 | AA22 | BADDR30 | K8 |
| A4 | Y21 | BADDR31 | G10 |
| A5 | Y22 | $\overline{\text{BCTL0}}$ | G18 |
| A6 | W22 | $\overline{\text{BCTL1}}$ | J18 |
| A7 | W21 | $\overline{\text{BG}}$ | N16 |
| A8 | V19 | BNKSEL0 | G11 |
| A9 | V20 | BNKSEL1 | H10 |
| A10 | V21 | BNKSEL2 | J11 |
| A11 | V22 | BM0 | G11 |
| A12 | U21 | BM1 | H10 |
| A13 | U22 | BM2 | J11 |
| A14 | T22 | $\overline{\text{BR}}$ | P16 |
| A15 | T21 | CHIP_ID0 | B19 |
| A16 | R22 | CHIP_ID1 | C18 |
| A17 | R20 | CHIP_ID2 | C17 |
| A18 | R21 | CHIP_ID3 | D17 |
| A19 | P22 | CLKIN | J10 |
| A20 | N22 | CLKOUT | K14 |
| A21 | M22 | CNFGS | W3 |
| A22 | L22 | $\overline{\text{CS0}}$ | N18 |
| A23 | N21 | $\overline{\text{CS1}}$ | G17 |
| A24 | M21 | $\overline{\text{CS2}}$ | K18 |
| A25 | L21 | $\overline{\text{CS3}}$ | L18 |
| A26 | K20 | $\overline{\text{CS4}}$ | H17 |
| A27 | L20 | $\overline{\text{CS5}}$ | K16 |
| A28 | K22 | $\overline{\text{CS5}}$ | J18 |
| A29 | K21 | $\overline{\text{CS6}}$ | J16 |
| A30 | J22 | $\overline{\text{CS7}}$ | H16 |
| A31 | H22 | D0 | V5 |
| $\overline{\text{AACK}}$ | H12 | D1 | V6 |
| $\overline{\text{ABB}}$ | G12 | D2 | U5 |
| ALE | K17 | D3 | U6 |
| $\overline{\text{ARTRY}}$ | H11 | D4 | V7 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|-------------|---------------------|---------------------------|---------------------|
| D5 | V8 | D41 | AB18 |
| D6 | U7 | D42 | AA17 |
| D7 | V9 | D43 | Y14 |
| D8 | U8 | D44 | AB17 |
| D9 | U9 | D45 | AB16 |
| D10 | V10 | D46 | AA15 |
| D11 | U10 | D47 | AB15 |
| D12 | V11 | D48 | AB14 |
| D13 | V12 | D49 | AB13 |
| D14 | U11 | D50 | AB12 |
| D15 | U12 | D51 | Y11 |
| D16 | T12 | D52 | AA11 |
| D17 | U13 | D53 | AB11 |
| D18 | V13 | D54 | AA10 |
| D19 | U14 | D55 | AB10 |
| D20 | V14 | D56 | AB9 |
| D21 | T14 | D57 | AB8 |
| D22 | U15 | D58 | Y8 |
| D23 | T15 | D59 | AA7 |
| D24 | V16 | D60 | Y7 |
| D25 | U16 | D61 | AB7 |
| D26 | U17 | D62 | AB6 |
| D27 | V17 | D63 | AA6 |
| D28 | U18 | $\overline{\text{DACK1}}$ | G21 |
| D29 | V18 | $\overline{\text{DACK1}}$ | T18 |
| D30 | T19 | $\overline{\text{DACK2}}$ | F22 |
| D31 | U19 | $\overline{\text{DACK2}}$ | R19 |
| D32 | W18 | $\overline{\text{DACK3}}$ | T17 |
| D33 | W16 | $\overline{\text{DACK4}}$ | T16 |
| D34 | Y19 | DBB | H13 |
| D35 | AA19 | $\overline{\text{DBG}}$ | J12 |
| D36 | AB20 | $\overline{\text{DONE1}}$ | F19 |
| D37 | Y18 | $\overline{\text{DONE2}}$ | G22 |
| D38 | AA18 | DP0 | P19 |
| D39 | AB19 | DP1 | T18 |
| D40 | W14 | DP2 | R19 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|----------------------------|---------------------|------------------------------|---------------------|
| DP3 | R17 | ETHRXD0 | F21 |
| DP4 | T17 | ETHRXD0 | W14 |
| DP5 | T16 | ETHRXD1 | E22 |
| DP6 | R16 | ETHRXD1 | AB18 |
| DP7 | R15 | ETHRXD2 | C22 |
| $\overline{\text{DRACK1}}$ | F19 | ETHRXD2 | AA17 |
| $\overline{\text{DRACK2}}$ | G22 | ETHRXD3 | C21 |
| DREQ1 | E6 | ETHRXD3 | Y14 |
| DREQ1 | G19 | ETHSYNC | E22 |
| DREQ1 | P19 | ETHSYNC_IN | F15 |
| DREQ2 | C6 | ETHTX_CLK | F16 |
| DREQ2 | F18 | ETHTX_EN | D17 |
| DREQ2 | R17 | ETHTX_EN | AA10 |
| DREQ3 | R16 | ETHTX_ER | D19 |
| DREQ4 | R15 | ETHTX_ER | AB10 |
| DSI64 | U4 | ETHTXD | F20 |
| DSISYNC | T4 | ETHTXD0 | B19 |
| EE0 | D3 | ETHTXD0 | AA15 |
| EE1 | D4 | ETHTXD1 | C18 |
| ETHCLOCK | F16 | ETHTXD1 | AB15 |
| ETHCOL | D22 | ETHTXD2 | C20 |
| ETHCOL | Y7 | ETHTXD2 | AB14 |
| ETHCRS | G15 | ETHTXD3 | C19 |
| ETHCRS_DV | E21 | ETHTXD3 | AB13 |
| ETHCRS_DV | AB9 | $\overline{\text{EXT_BG2}}$ | T18 |
| ETHMDC | E20 | $\overline{\text{EXT_BG3}}$ | T16 |
| ETHMDC | Y8 | $\overline{\text{EXT_BR2}}$ | P19 |
| ETHMDIO | E19 | $\overline{\text{EXT_BR3}}$ | R17 |
| ETHMDIO | AA7 | EXT_DBG2 | R19 |
| ETHREF_CLK | F16 | EXT_DBG3 | T17 |
| ETHRX_CLK | F15 | $\overline{\text{GBL}}$ | R10 |
| ETHRX_DV | E21 | GND | B4 |
| ETHRX_DV | AB9 | GND | B5 |
| ETHRX_ER | F20 | GND | B7 |
| ETHRX_ER | AB8 | GND | B9 |
| ETHRXD | G15 | GND | B11 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|-------------|---------------------|--------------------|---------------------|
| GND | B13 | GND | L14 |
| GND | B15 | GND | L16 |
| GND | B17 | GND | L17 |
| GND | B22 | GND | M5 |
| GND | C2 | GND | M6 |
| GND | C8 | GND | M7 |
| GND | C10 | GND | M10 |
| GND | C12 | GND | M14 |
| GND | C14 | GND | M19 |
| GND | C15 | GND | N10 |
| GND | D5 | GND | N14 |
| GND | D9 | GND | P10 |
| GND | D11 | GND | P13 |
| GND | D13 | GND | P14 |
| GND | D21 | GND | P21 |
| GND | E8 | GND | R4 |
| GND | E10 | GND | T20 |
| GND | E12 | GND | V4 |
| GND | E14 | GND | V15 |
| GND | E15 | GND | W5 |
| GND | E17 | GND | W6 |
| GND | E18 | GND | W9 |
| GND | F7 | GND | W13 |
| GND | F11 | GND | W19 |
| GND | F13 | GND | W20 |
| GND | G20 | GND | Y9 |
| GND | J6 | GND | Y12 |
| GND | J14 | GND | Y15 |
| GND | J20 | GND | Y17 |
| GND | K10 | GND | AA8 |
| GND | K11 | GND | AA13 |
| GND | K12 | GND | AA16 |
| GND | K13 | GND | AB2 |
| GND | K19 | GND _{SYN} | P11 |
| GND | L9 | GPIO0 | B19 |
| GND | L10 | GPIO1 | C18 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|-------------|---------------------|---------------------------|---------------------|
| GPIO2 | C17 | HA13 | J5 |
| GPIO3 | C20 | HA14 | L3 |
| GPIO4 | D19 | HA15 | K2 |
| GPIO5 | C21 | HA16 | K4 |
| GPIO6 | C22 | HA17 | G6 |
| GPIO7 | C19 | HA18 | J2 |
| GPIO8 | D22 | HA19 | H5 |
| GPIO9 | E19 | HA20 | H2 |
| GPIO10 | E21 | HA21 | K3 |
| GPIO11 | F20 | HA22 | F6 |
| GPIO12 | E22 | HA23 | G5 |
| GPIO13 | E20 | HA24 | G2 |
| GPIO14 | F21 | HA25 | G4 |
| GPIO15 | G19 | HA26 | J3 |
| GPIO16 | F19 | HA27 | G3 |
| GPIO17 | G21 | HA28 | H3 |
| GPIO18 | F18 | HA29 | F5 |
| GPIO19 | F22 | $\overline{\text{HBCS}}$ | N9 |
| GPIO20 | F17 | $\overline{\text{HBRST}}$ | M16 |
| GPIO21 | H19 | HCID0 | E7 |
| GPIO22 | G22 | HCID1 | C7 |
| GPIO23 | J19 | HCID2 | D7 |
| GPIO24 | H18 | HCID3 | D8 |
| GPIO25 | J21 | HCLKIN | P9 |
| GPIO26 | N20 | $\overline{\text{HCS}}$ | N17 |
| GPIO27 | E6 | HD0 | T5 |
| GPIO28 | C6 | HD1 | T4 |
| GPIO29 | D17 | HD2 | U4 |
| GPIO30 | C16 | HD3 | V2 |
| GPIO31 | D16 | HD4 | W4 |
| HA7 | R14 | HD5 | W3 |
| HA8 | D8 | HD6 | W2 |
| HA9 | W11 | HD7 | Y2 |
| HA10 | W10 | HD8 | AB5 |
| HA11 | L4 | HD9 | Y5 |
| HA12 | L2 | HD10 | AA5 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|-------------|---------------------|---------------------------|---------------------|
| HD11 | AB4 | HD47 | AB15 |
| HD12 | AA4 | HD48 | AB14 |
| HD13 | AB3 | HD49 | AB13 |
| HD14 | AA3 | HD50 | AB12 |
| HD15 | Y3 | HD51 | Y11 |
| HD16 | U2 | HD52 | AA11 |
| HD17 | T2 | HD53 | AB11 |
| HD18 | R2 | HD54 | AA10 |
| HD19 | U3 | HD55 | AB10 |
| HD20 | P2 | HD56 | AB9 |
| HD21 | T3 | HD57 | AB8 |
| HD22 | R5 | HD58 | Y8 |
| HD23 | P5 | HD59 | AA7 |
| HD24 | N5 | HD60 | Y7 |
| HD25 | P4 | HD61 | AB7 |
| HD26 | N2 | HD62 | AB6 |
| HD27 | P3 | HD63 | AA6 |
| HD28 | M2 | $\overline{\text{HDBE0}}$ | N8 |
| HD29 | N4 | $\overline{\text{HDBE1}}$ | P8 |
| HD30 | N3 | $\overline{\text{HDBE2}}$ | P7 |
| HD31 | M3 | $\overline{\text{HDBE3}}$ | P6 |
| HD32 | W18 | $\overline{\text{HDBE4}}$ | R7 |
| HD33 | W16 | $\overline{\text{HDBE5}}$ | T7 |
| HD34 | Y19 | $\overline{\text{HDBE6}}$ | R6 |
| HD35 | AA19 | $\overline{\text{HDBE7}}$ | T6 |
| HD36 | AB20 | $\overline{\text{HDBS0}}$ | N8 |
| HD37 | Y18 | $\overline{\text{HDBS1}}$ | P8 |
| HD38 | AA18 | $\overline{\text{HDBS2}}$ | P7 |
| HD39 | AB19 | $\overline{\text{HDBS3}}$ | P6 |
| HD40 | W14 | $\overline{\text{HDBS4}}$ | R7 |
| HD41 | AB18 | $\overline{\text{HDBS5}}$ | T7 |
| HD42 | AA17 | $\overline{\text{HDBS6}}$ | R6 |
| HD43 | Y14 | $\overline{\text{HDBS7}}$ | T6 |
| HD44 | AB17 | HDST0 | W11 |
| HD45 | AB16 | HDST1 | W10 |
| HD46 | AA15 | $\overline{\text{HRDE}}$ | N15 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|------------------------------|---------------------|------------------------------|---------------------|
| $\overline{\text{HRDS}}$ | N15 | $\overline{\text{IRQ5}}$ | H13 |
| $\overline{\text{HRESET}}$ | E5 | $\overline{\text{IRQ5}}$ | L8 |
| HRW | N15 | $\overline{\text{IRQ5}}$ | T16 |
| HTA | H14 | $\overline{\text{IRQ6}}$ | C17 |
| $\overline{\text{HWBE0}}$ | N8 | $\overline{\text{IRQ6}}$ | D22 |
| $\overline{\text{HWBE1}}$ | P8 | $\overline{\text{IRQ6}}$ | R16 |
| $\overline{\text{HWBE2}}$ | P7 | $\overline{\text{IRQ7}}$ | E19 |
| $\overline{\text{HWBE3}}$ | P6 | $\overline{\text{IRQ7}}$ | G14 |
| $\overline{\text{HWBE4}}$ | R7 | $\overline{\text{IRQ7}}$ | R15 |
| $\overline{\text{HWBE5}}$ | T7 | $\overline{\text{IRQ8}}$ | E21 |
| $\overline{\text{HWBE6}}$ | R6 | $\overline{\text{IRQ9}}$ | F20 |
| $\overline{\text{HWBE7}}$ | T6 | $\overline{\text{IRQ10}}$ | E22 |
| $\overline{\text{HWBS0}}$ | N8 | $\overline{\text{IRQ11}}$ | E20 |
| $\overline{\text{HWBS1}}$ | P8 | $\overline{\text{IRQ12}}$ | F21 |
| $\overline{\text{HWBS2}}$ | P7 | $\overline{\text{IRQ13}}$ | J19 |
| $\overline{\text{HWBS3}}$ | P6 | $\overline{\text{IRQ14}}$ | H18 |
| $\overline{\text{HWBS4}}$ | R7 | $\overline{\text{IRQ15}}$ | J21 |
| $\overline{\text{HWBS5}}$ | T7 | MODCK1 | V2 |
| $\overline{\text{HWBS6}}$ | R6 | MODCK2 | W4 |
| $\overline{\text{HWBS7}}$ | T6 | NC | E21 |
| $\overline{\text{INT_OUT}}$ | G14 | NC | F21 |
| $\overline{\text{IRQ1}}$ | C20 | NMI | F4 |
| $\overline{\text{IRQ1}}$ | R10 | $\overline{\text{NMI_OUT}}$ | B6 |
| $\overline{\text{IRQ1}}$ | T18 | $\overline{\text{PBS0}}$ | G7 |
| $\overline{\text{IRQ2}}$ | D19 | $\overline{\text{PBS1}}$ | K6 |
| $\overline{\text{IRQ2}}$ | K8 | $\overline{\text{PBS2}}$ | N6 |
| $\overline{\text{IRQ2}}$ | R19 | $\overline{\text{PBS3}}$ | K5 |
| $\overline{\text{IRQ3}}$ | C21 | $\overline{\text{PBS4}}$ | R7 |
| $\overline{\text{IRQ3}}$ | G10 | $\overline{\text{PBS5}}$ | T7 |
| $\overline{\text{IRQ3}}$ | R17 | $\overline{\text{PBS6}}$ | R6 |
| $\overline{\text{IRQ4}}$ | B19 | $\overline{\text{PBS7}}$ | T6 |
| $\overline{\text{IRQ4}}$ | C22 | PGPL0 | J17 |
| $\overline{\text{IRQ4}}$ | G12 | PGPL1 | N19 |
| $\overline{\text{IRQ4}}$ | T17 | PGPL2 | K7 |
| $\overline{\text{IRQ5}}$ | C18 | PGPL3 | H7 |
| $\overline{\text{IRQ5}}$ | C19 | PGPL4 | H8 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|-----------------------------|---------------------|-------------------------|---------------------|
| PGPL5 | J7 | TC0 | G11 |
| $\overline{\text{PGTA}}$ | H8 | TC1 | H10 |
| $\overline{\text{POE}}$ | K7 | TC2 | J11 |
| PORESET | F2 | TCK | E2 |
| $\overline{\text{PPBS}}$ | H8 | TDI | D2 |
| PSDA10 | J17 | TDM0RCLK | J21 |
| PSDAMUX | J7 | TDM0RDAT | N20 |
| $\overline{\text{PSDCAS}}$ | H7 | TDM0RSYN | H18 |
| $\overline{\text{PSDDQM0}}$ | G7 | TDM0TCLK | G22 |
| $\overline{\text{PSDDQM1}}$ | K6 | TDM0TDAT | J19 |
| $\overline{\text{PSDDQM2}}$ | N6 | TDM0TSYN | H19 |
| $\overline{\text{PSDDQM3}}$ | K5 | TDM1RCLK | F22 |
| $\overline{\text{PSDDQM4}}$ | R7 | TDM1RDAT | F17 |
| $\overline{\text{PSDDQM5}}$ | T7 | TDM1RSYN | F18 |
| $\overline{\text{PSDDQM6}}$ | R6 | TDM1TCLK | F19 |
| $\overline{\text{PSDDQM7}}$ | T6 | TDM1TDAT | G21 |
| $\overline{\text{PSDRAS}}$ | K7 | TDM1TSYN | G19 |
| $\overline{\text{PSDVAL}}$ | P18 | TDM2RCLK | E20 |
| $\overline{\text{PSDWE}}$ | N19 | TDM2RDAT | F21 |
| $\overline{\text{PWE0}}$ | G7 | TDM2RSYN | E22 |
| $\overline{\text{PWE1}}$ | K6 | TDM2TCLK | E21 |
| $\overline{\text{PWE2}}$ | N6 | TDM2TDAT | F20 |
| $\overline{\text{PWE3}}$ | K5 | TDM2TSYN | E19 |
| $\overline{\text{PWE4}}$ | R7 | TDM3RCLK | C19 |
| $\overline{\text{PWE5}}$ | T7 | TDM3RDAT | D22 |
| $\overline{\text{PWE6}}$ | R6 | TDM3RSYN | C22 |
| $\overline{\text{PWE7}}$ | T6 | TDM3TCLK | D19 |
| PUPMWAIT | H8 | TDM3TDAT | C21 |
| Reserved | K9 | TDM3TSYN | C20 |
| RSTCONF | F3 | TDO | C4 |
| SCL | D16 | $\overline{\text{TEA}}$ | P17 |
| SDA | C16 | TEST | H6 |
| $\overline{\text{SRESET}}$ | C5 | TIMER0 | C18 |
| SWTE | T5 | TIMER1 | C17 |
| $\overline{\text{TA}}$ | P15 | TIMER2 | C16 |
| $\overline{\text{TBST}}$ | T10 | TIMER3 | D16 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|--------------------------|---------------------|------------------|---------------------|
| TMCLK | C16 | V _{DD} | F8 |
| TMS | E4 | V _{DD} | F9 |
| $\overline{\text{TRST}}$ | E3 | V _{DD} | F10 |
| $\overline{\text{TS}}$ | R18 | V _{DD} | F12 |
| TSZ0 | T8 | V _{DD} | F14 |
| TSZ1 | R8 | V _{DD} | G8 |
| TSZ2 | T9 | V _{DD} | G9 |
| TSZ3 | R9 | V _{DD} | G13 |
| TT0 | R14 | V _{DD} | G16 |
| TT1 | T13 | V _{DD} | H4 |
| TT2 | K16 | V _{DD} | H9 |
| TT3 | J16 | V _{DD} | H15 |
| TT4 | H16 | V _{DD} | H20 |
| URXD | E6 | V _{DD} | J4 |
| UTXD | C6 | V _{DD} | J9 |
| V _{CCSYN} | P12 | V _{DD} | J13 |
| V _{DD} | B8 | V _{DD} | J15 |
| V _{DD} | B10 | V _{DD} | K15 |
| V _{DD} | B12 | V _{DD} | M8 |
| V _{DD} | B14 | V _{DD} | R11 |
| V _{DD} | B16 | V _{DD} | R12 |
| V _{DD} | B18 | V _{DD} | R13 |
| V _{DD} | B20 | V _{DD} | T11 |
| V _{DD} | B21 | V _{DD} | Y6 |
| V _{DD} | C3 | V _{DD} | AA2 |
| V _{DD} | C9 | V _{DD} | B3 |
| V _{DD} | C11 | V _{DD} | AB22 |
| V _{DD} | C13 | V _{DDH} | D6 |
| V _{DD} | D10 | V _{DDH} | D18 |
| V _{DD} | D12 | V _{DDH} | D20 |
| V _{DD} | D14 | V _{DDH} | H21 |
| V _{DD} | D15 | V _{DDH} | L5 |
| V _{DD} | E9 | V _{DDH} | L6 |
| V _{DD} | E11 | V _{DDH} | L15 |
| V _{DD} | E13 | V _{DDH} | L19 |
| V _{DD} | E16 | V _{DDH} | M4 |

Table 3-1. MSC8122 Signal Listing By Name (Continued)

| Signal Name | Location Designator | Signal Name | Location Designator |
|---|---------------------|------------------|---------------------|
| V _{DDH} | M9 | V _{DDH} | W12 |
| V _{DDH} | M15 | V _{DDH} | W15 |
| V _{DDH} | M17 | V _{DDH} | W17 |
| V _{DDH} | M18 | V _{DDH} | Y4 |
| V _{DDH} | M20 | V _{DDH} | Y10 |
| V _{DDH} | N7 | V _{DDH} | Y13 |
| V _{DDH} | P20 | V _{DDH} | Y16 |
| V _{DDH} | R3 | V _{DDH} | Y20 |
| V _{DDH} | U20 | V _{DDH} | AA9 |
| V _{DDH} | V3 | V _{DDH} | AA12 |
| V _{DDH} | W7 | V _{DDH} | AA14 |
| V _{DDH} | W8 | | |
| Note: This table lists every signal name. Because many signals are multiplexed, an individual ball designator number may be listed several times. | | | |

Table 3-2. MSC8122 Signal Listing by Ball Designator

| Des. | Signal Name | Des. | Signal Name |
|------|-----------------------------|------|------------------------------------|
| B3 | V _{DD} | C18 | GPIO1/TIMER0/CHIP_ID1/IRQ5/ETHTXD1 |
| B4 | GND | C19 | GPIO7/TDM3RCLK/IRQ5/ETHTXD3 |
| B5 | GND | C20 | GPIO3/TDM3TSYN/IRQ1/ETHTXD2 |
| B6 | NMI_OUT | C21 | GPIO5/TDM3TDAT/IRQ3/ETHRXD3 |
| B7 | GND | C22 | GPIO6/TDM3RSYN/IRQ4/ETHRXD2 |
| B8 | V _{DD} | D2 | TDI |
| B9 | GND | D3 | EE0 |
| B10 | V _{DD} | D4 | EE1 |
| B11 | GND | D5 | GND |
| B12 | V _{DD} | D6 | V _{DDH} |
| B13 | GND | D7 | HCID2 |
| B14 | V _{DD} | D8 | HCID3/HA8 |
| B15 | GND | D9 | GND |
| B16 | V _{DD} | D10 | V _{DD} |
| B17 | GND | D11 | GND |
| B18 | V _{DD} | D12 | V _{DD} |
| B19 | GPIO0/CHIP_ID0/IRQ4/ETHTXD0 | D13 | GND |
| B20 | V _{DD} | D14 | V _{DD} |
| B21 | V _{DD} | D15 | V _{DD} |
| B22 | GND | D16 | GPIO31/TIMER3/SCL |
| C2 | GND | D17 | GPIO29/CHIP_ID3/ETHTX_EN |
| C3 | V _{DD} | D18 | V _{DDH} |
| C4 | TDO | D19 | GPIO4/TDM3TCLK/IRQ2/ETHTX_ER |
| C5 | SRESET | D20 | V _{DDH} |
| C6 | GPIO28/UTXD/DREQ2 | D21 | GND |
| C7 | HCID1 | D22 | GPIO8/TDM3RDAT/IRQ6/ETHCOL |
| C8 | GND | E2 | TCK |
| C9 | V _{DD} | E3 | TRST |
| C10 | GND | E4 | TMS |
| C11 | V _{DD} | E5 | HRESET |
| C12 | GND | E6 | GPIO27/URXD/DREQ1 |
| C13 | V _{DD} | E7 | HCID0 |
| C14 | GND | E8 | GND |
| C15 | GND | E9 | V _{DD} |
| C16 | GPIO30/TIMER2/TMCLK/SDA | E10 | GND |
| C17 | GPIO2/TIMER1/CHIP_ID2/IRQ6 | E11 | V _{DD} |

Table 3-2. MSC8122 Signal Listing by Ball Designator (Continued)

| Des. | Signal Name | Des. | Signal Name |
|------|--|------|------------------------------|
| E12 | GND | G6 | HA17 |
| E13 | V _{DD} | G7 | PWE0/PSDDQM0/PBS0 |
| E14 | GND | G8 | V _{DD} |
| E15 | GND | G9 | V _{DD} |
| E16 | V _{DD} | G10 | IRQ3/BADDR31 |
| E17 | GND | G11 | BM0/TC0/BNKSELO |
| E18 | GND | G12 | ABB/IRQ4 |
| E19 | GPIO9/TDM2TSYN/IRQ7/ETHMDIO | G13 | V _{DD} |
| E20 | GPIO13/TDM2RCLK/IRQ11/ETHMDC | G14 | IRQ7/INT_OUT |
| E21 | GPIO10/TDM2TCLK/IRQ8/ETHRX_DV/ETHCRS_DV/NC | G15 | ETHCRS/ETHRXD |
| E22 | GPIO12/TDM2RSYN/IRQ10/ETHRXD1/ETHSYNC | G16 | V _{DD} |
| F2 | PORESET | G17 | CS1 |
| F3 | RSTCONF | G18 | BCTL0 |
| F4 | NMI | G19 | GPIO15/TDM1TSYN/DREQ1 |
| F5 | HA29 | G20 | GND |
| F6 | HA22 | G21 | GPIO17/TDM1TDAT/DACK1 |
| F7 | GND | G22 | GPIO22/TDM0TCLK/DONE2/DRACK2 |
| F8 | V _{DD} | H2 | HA20 |
| F9 | V _{DD} | H3 | HA28 |
| F10 | V _{DD} | H4 | V _{DD} |
| F11 | GND | H5 | HA19 |
| F12 | V _{DD} | H6 | TEST |
| F13 | GND | H7 | PSDCAS/PGPL3 |
| F14 | V _{DD} | H8 | PGTA/PUPMWAIT/PGPL4/PPBS |
| F15 | ETHRX_CLK/ETHSYNC_IN | H9 | V _{DD} |
| F16 | ETHTX_CLK/ETHREF_CLK/ETHCLOCK | H10 | BM1/TC1/BNKSEL1 |
| F17 | GPIO20/TDM1RDAT | H11 | ARTRY |
| F18 | GPIO18/TDM1RSYN/DREQ2 | H12 | AACK |
| F19 | GPIO16/TDM1TCLK/DONE1/DRACK1 | H13 | DBB/IRQ5 |
| F20 | GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD | H14 | HTA |
| F21 | GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC | H15 | V _{DD} |
| F22 | GPIO19/TDM1RCLK/DACK2 | H16 | TT4/CS7 |
| G2 | HA24 | H17 | CS4 |
| G3 | HA27 | H18 | GPIO24/TDM0RSYN/IRQ14 |
| G4 | HA25 | H19 | GPIO21/TDM0TSYN |
| G5 | HA23 | H20 | V _{DD} |

Table 3-2. MSC8122 Signal Listing by Ball Designator (Continued)

| Des. | Signal Name | Des. | Signal Name |
|------|---|------|-----------------------------------|
| H21 | V _{DDH} | K15 | V _{DD} |
| H22 | A31 | K16 | TT2/ $\overline{\text{CS5}}$ |
| J2 | HA18 | K17 | ALE |
| J3 | HA26 | K18 | $\overline{\text{CS2}}$ |
| J4 | V _{DD} | K19 | GND |
| J5 | HA13 | K20 | A26 |
| J6 | GND | K21 | A29 |
| J7 | PSDAMUX/PGPL5 | K22 | A28 |
| J8 | BADDR27 | L2 | HA12 |
| J9 | V _{DD} | L3 | HA14 |
| J10 | CLKIN | L4 | HA11 |
| J11 | BM2/TC2/ $\overline{\text{BNKSEL2}}$ | L5 | V _{DDH} |
| J12 | $\overline{\text{DBG}}$ | L6 | V _{DDH} |
| J13 | V _{DD} | L7 | BADDR28 |
| J14 | GND | L8 | $\overline{\text{IRQ5}}$ /BADDR29 |
| J15 | V _{DD} | L9 | GND |
| J16 | TT3/ $\overline{\text{CS6}}$ | L10 | GND |
| J17 | PSDA10/PGPL0 | L14 | GND |
| J18 | $\overline{\text{BCTL1}}$ / $\overline{\text{CS5}}$ | L15 | V _{DDH} |
| J19 | GPIO23/TDM0TDAT/ $\overline{\text{IRQ13}}$ | L16 | GND |
| J20 | GND | L17 | GND |
| J21 | GPIO25/TDM0RCLK/ $\overline{\text{IRQ15}}$ | L18 | $\overline{\text{CS3}}$ |
| J22 | A30 | L19 | V _{DDH} |
| K2 | HA15 | L20 | A27 |
| K3 | HA21 | L21 | A25 |
| K4 | HA16 | L22 | A22 |
| K5 | $\overline{\text{PWE3}}$ / $\overline{\text{PSDDQM3}}$ / $\overline{\text{PBS3}}$ | M2 | HD28 |
| K6 | $\overline{\text{PWE1}}$ / $\overline{\text{PSDDQM1}}$ / $\overline{\text{PBS1}}$ | M3 | HD31 |
| K7 | $\overline{\text{POE}}$ / $\overline{\text{PSDRAS}}$ /PGPL2 | M4 | V _{DDH} |
| K8 | $\overline{\text{IRQ2}}$ /BADDR30 | M5 | GND |
| K9 | Reserved | M6 | GND |
| K10 | GND | M7 | GND |
| K11 | GND | M8 | V _{DD} |
| K12 | GND | M9 | V _{DDH} |
| K13 | GND | M10 | GND |
| K14 | CLKOUT | M14 | GND |

Table 3-2. MSC8122 Signal Listing by Ball Designator (Continued)

| Des. | Signal Name | Des. | Signal Name |
|------|---|------|---|
| M15 | V _{DDH} | P12 | V _{CCSYN} |
| M16 | $\overline{\text{HBRST}}$ | P13 | GND |
| M17 | V _{DDH} | P14 | GND |
| M18 | V _{DDH} | P15 | $\overline{\text{TA}}$ |
| M19 | GND | P16 | $\overline{\text{BR}}$ |
| M20 | V _{DDH} | P17 | $\overline{\text{TEA}}$ |
| M21 | A24 | P18 | $\overline{\text{PSDVAL}}$ |
| M22 | A21 | P19 | DP0/DREQ1/ $\overline{\text{EXT_BR2}}$ |
| N2 | HD26 | P20 | V _{DDH} |
| N3 | HD30 | P21 | GND |
| N4 | HD29 | P22 | A19 |
| N5 | HD24 | R2 | HD18 |
| N6 | $\overline{\text{PWE2/PSDDQM2/PBS2}}$ | R3 | V _{DDH} |
| N7 | V _{DDH} | R4 | GND |
| N8 | $\overline{\text{HWBS0/HDBS0/HWBE0/HDBE0}}$ | R5 | HD22 |
| N9 | $\overline{\text{HBCS}}$ | R6 | $\overline{\text{HWBS6/HDBS6/HWBE6/HDBE6/PWE6/PSDDQM6/PBS6}}$ |
| N10 | GND | R7 | $\overline{\text{HWBS4/HDBS4/HWBE4/HDBE4/PWE4/PSDDQM4/PBS4}}$ |
| N14 | GND | R8 | TSZ1 |
| N15 | $\overline{\text{HRDS/HRW/HRDE}}$ | R9 | TSZ3 |
| N16 | $\overline{\text{BG}}$ | R10 | $\overline{\text{IRQ1/GBL}}$ |
| N17 | $\overline{\text{HCS}}$ | R11 | V _{DD} |
| N18 | $\overline{\text{CS0}}$ | R12 | V _{DD} |
| N19 | $\overline{\text{PSDWE/PGPL1}}$ | R13 | V _{DD} |
| N20 | GPIO26/TDM0RDAT | R14 | TT0/HA7 |
| N21 | A23 | R15 | $\overline{\text{IRQ7/DP7/DREQ4}}$ |
| N22 | A20 | R16 | $\overline{\text{IRQ6/DP6/DREQ3}}$ |
| P2 | HD20 | R17 | $\overline{\text{IRQ3/DP3/DREQ2/EXT_BR3}}$ |
| P3 | HD27 | R18 | $\overline{\text{TS}}$ |
| P4 | HD25 | R19 | $\overline{\text{IRQ2/DP2/DACK2/EXT_DBG2}}$ |
| P5 | HD23 | R20 | A17 |
| P6 | $\overline{\text{HWBS3/HDBS3/HWBE3/HDBE3}}$ | R21 | A18 |
| P7 | $\overline{\text{HWBS2/HDBS2/HWBE2/HDBE2}}$ | R22 | A16 |
| P8 | $\overline{\text{HWBS1/HDBS1/HWBE1/HDBE1}}$ | T2 | HD17 |
| P9 | HCLKIN | T3 | HD21 |
| P10 | GND | T4 | HD1/DSISYNC |
| P11 | GND _{SYN} | T5 | HD0/SWTE |


Table 3-2. MSC8122 Signal Listing by Ball Designator (Continued)

| Des. | Signal Name | Des. | Signal Name |
|------|---|------|------------------|
| T6 | HWBS7/HDBS7/HWBE7/HDBE7/PWE7/PSDDQM7/PBS7 | U21 | A12 |
| T7 | HWBS5/HDBS5/HWBE5/HDBE5/PWE5/PSDDQM5/PBS5 | U22 | A13 |
| T8 | TSZ0 | V2 | HD3/MODCK1 |
| T9 | TSZ2 | V3 | V _{DDH} |
| T10 | TBST | V4 | GND |
| T11 | V _{DD} | V5 | D0 |
| T12 | D16 | V6 | D1 |
| T13 | TT1 | V7 | D4 |
| T14 | D21 | V8 | D5 |
| T15 | D23 | V9 | D7 |
| T16 | IRQ5/DP5/DACK4/EXT_BG3 | V10 | D10 |
| T17 | IRQ4/DP4/DACK3/EXT_DBG3 | V11 | D12 |
| T18 | IRQ1/DP1/DACK1/EXT_BG2 | V12 | D13 |
| T19 | D30 | V13 | D18 |
| T20 | GND | V14 | D20 |
| T21 | A15 | V15 | GND |
| T22 | A14 | V16 | D24 |
| U2 | HD16 | V17 | D27 |
| U3 | HD19 | V18 | D29 |
| U4 | HD2/DSI64 | V19 | A8 |
| U5 | D2 | V20 | A9 |
| U6 | D3 | V21 | A10 |
| U7 | D6 | V22 | A11 |
| U8 | D8 | W2 | HD6 |
| U9 | D9 | W3 | HD5/CNFGS |
| U10 | D11 | W4 | HD4/MODCK2 |
| U11 | D14 | W5 | GND |
| U12 | D15 | W6 | GND |
| U13 | D17 | W7 | V _{DDH} |
| U14 | D19 | W8 | V _{DDH} |
| U15 | D22 | W9 | GND |
| U16 | D25 | W10 | HDST1/HA10 |
| U17 | D26 | W11 | HDST0/HA9 |
| U18 | D28 | W12 | V _{DDH} |
| U19 | D31 | W13 | GND |
| U20 | V _{DDH} | W14 | HD40/D40/ETHRXD0 |

Table 3-2. MSC8122 Signal Listing by Ball Designator (Continued)

| Des. | Signal Name | Des. | Signal Name |
|------|---------------------------|------|-----------------------------|
| W15 | V _{DDH} | AA9 | V _{DDH} |
| W16 | HD33/D33/reserved | AA10 | HD54/D54/ETHTX_EN |
| W17 | V _{DDH} | AA11 | HD52/D52 |
| W18 | HD32/D32/reserved | AA12 | V _{DDH} |
| W19 | GND | AA13 | GND |
| W20 | GND | AA14 | V _{DDH} |
| W21 | A7 | AA15 | HD46/D46/ETHTXT0 |
| W22 | A6 | AA16 | GND |
| Y2 | HD7 | AA17 | HD42/D42/ETHRXD2/reserved |
| Y3 | HD15 | AA18 | HD38/D38/reserved |
| Y4 | V _{DDH} | AA19 | HD35/D35/reserved |
| Y5 | HD9 | AA20 | A0 |
| Y6 | V _{DD} | AA21 | A2 |
| Y7 | HD60/D60/ETHCOL/reserved | AA22 | A3 |
| Y8 | HD58/D58/ETHMDC | AB2 | GND |
| Y9 | GND | AB3 | HD13 |
| Y10 | V _{DDH} | AB4 | HD11 |
| Y11 | HD51/D51 | AB5 | HD8 |
| Y12 | GND | AB6 | HD62/D62 |
| Y13 | V _{DDH} | AB7 | HD61/D61 |
| Y14 | HD43/D43/ETHRXD3/reserved | AB8 | HD57/D57/ETHRX_ER |
| Y15 | GND | AB9 | HD56/D56/ETHRX_DV/ETHCRS_DV |
| Y16 | V _{DDH} | AB10 | HD55/D55/ETHTX_ER/reserved |
| Y17 | GND | AB11 | HD53/D53 |
| Y18 | HD37/D37/reserved | AB12 | HD50/D50 |
| Y19 | HD34/D34/reserved | AB13 | HD49/D49/ETHTXD3/reserved |
| Y20 | V _{DDH} | AB14 | HD48/D48/ETHTXD2/reserved |
| Y21 | A4 | AB15 | HD47/D47/ETHTXD1 |
| Y22 | A5 | AB16 | HD45/D45 |
| AA2 | V _{DD} | AB17 | HD44/D44 |
| AA3 | HD14 | AB18 | HD41/D41/ETHRXD1 |
| AA4 | HD12 | AB19 | HD39/D39/reserved |
| AA5 | HD10 | AB20 | HD36/D36/reserved |
| AA6 | HD63/D63 | AB21 | A1 |
| AA7 | HD59/D59/ETHMDIO | AB22 | V _{DD} |
| AA8 | GND | | |

3.2 MSC8122 Package Mechanical Drawing



- Notes:**
- All dimensions in millimeters.
 - Dimensioning and tolerancing per ASME Y14.5M-1994.
 - Features are symmetrical about the package center lines unless dimensioned otherwise.
 - Maximum solder ball diameter measured parallel to Datum A.
 - Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
 - Parallelism measurement shall exclude any effect of mark on top surface of package.
 - Capacitors may not be present on all devices.
 - Caution must be taken not to short capacitors or exposed metal capacitor pads on package top.
 - FC CBGA (Ceramic) package code: 5238.
FC PBGA (Plastic) package code: 5263.
 - Pin 1 indicator can be in the form of number 1 marking or an "L" shape marking.

Figure 3-3. MSC8122 Mechanical Information, 431-pin FC-PBGA Package

Design Considerations

The following sections discuss areas to consider when the MSC8122 device is designed into a system.

4.1 Start-up Sequencing Recommendations

Use the following guidelines for start-up and power-down sequences:

- Assert $\overline{\text{PORESET}}$ and $\overline{\text{TRST}}$ before applying power and keep the signals driven low until the power reaches the required minimum power levels. This can be implemented via weak pull-down resistors.
- CLKIN can be held low or allowed to toggle during the beginning of the power-up sequence. However, CLKIN must start toggling before the deassertion of $\overline{\text{PORESET}}$ and after both power supplies have reached nominal voltage levels.
- If possible, bring up $V_{\text{DD}}/V_{\text{CCSYN}}$ and V_{DDH} together. If it is not possible, raise $V_{\text{DD}}/V_{\text{CCSYN}}$ first and then bring up V_{DDH} . V_{DDH} should not exceed $V_{\text{DD}}/V_{\text{CCSYN}}$ until $V_{\text{DD}}/V_{\text{CCSYN}}$ reaches its nominal voltage level. Similarly, bring both voltage levels down together. If that is not possible reverse the power-up sequence, with V_{DDH} going down first and then $V_{\text{DD}}/V_{\text{CCSYN}}$.

Note: This recommended power sequencing for the MSC8122 is different from the MSC8102.

External voltage applied to any input line must not exceed the I/O supply V_{DDH} by more than 0.8 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule. However, each such input can draw up to 80 mA per input pin per device in the system during start-up.

After power-up, V_{DDH} must not exceed $V_{\text{DD}}/V_{\text{CCSYN}}$ by more than 2.6 V.

4.2 Power Supply Design Considerations

When used as a drop-in replacement in MSC8102 applications or when implementing a new design, use the guidelines described in *Migrating Designs from the MSC8102 to the MSC8122* (AN2716) and the *MSC8122 Design Checklist* (AN2787) for optimal system performance. *MSC8122 and MSC8126 Power Circuit Design Recommendations and Examples* (AN2937) provides detailed design information.

Figure 4-1 shows the recommended power decoupling circuit for the core power supply. The voltage regulator and the decoupling capacitors should supply the required device current without any drop in voltage on the device pins. The voltage on the package pins should not drop below the minimum specified voltage level even for a very short spikes. This can be achieved by using the following guidelines:

- For the core supply, use a voltage regulator rated at 1.2 V with nominal rating of at least 3 A. This rating does not reflect actual average current draw, but is recommended because it resists changes imposed by transient spikes and has better voltage recovery time than supplies with lower current ratings.

Design Considerations

- Decouple the supply using low-ESR capacitors mounted as close as possible to the socket. **Figure 4-1** shows three capacitors in parallel to reduce the resistance. Three capacitors is a recommended minimum number. If possible, mount at least one of the capacitors directly below the MSC8122 device.




Figure 4-1. Core Power Supply Decoupling

Each V_{CC} and V_{DD} pin on the MSC8122 device should have a low-impedance path to the board power supply. Similarly, each GND pin should have a low-impedance path to the ground plane. The power supply pins drive distinct groups of logic on the chip. The V_{CC} power supply should have at least four 0.1 μF by-pass capacitors to ground located as closely as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} , V_{DD} , and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MSC8122 have fast rise and fall times. PCB trace interconnection length should be minimized to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PCB trace lengths of six inches are recommended. For the DSI control signals in synchronous mode, ensure that the layout supports the DSI AC timing requirements and minimizes any signal crosstalk. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PCB traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} , V_{DD} , and GND circuits. Pull up all unused inputs or signals that will be inputs during reset.

Special care should be taken to minimize the noise levels on the PLL supply pins. There is one pair of PLL supply pins: V_{CCSYN} - GND_{SYN} . To ensure internal clock stability, filter the power to the V_{CCSYN} input with a circuit similar to the one in **Figure 4-2**. For optimal noise filtering, place the circuit as close as possible to V_{CCSYN} . The 0.01- μF capacitor should be closest to V_{CCSYN} , followed by the 10- μF capacitor, the 10-nH inductor, and finally the 10- Ω resistor to V_{DD} . These traces should be kept short and direct. Provide an extremely low impedance path to the ground plane for GND_{SYN} . Bypass GND_{SYN} to V_{CCSYN} by a 0.01- μF capacitor located as close as possible to the chip package. For best results, place this capacitor on the backside of the PCB aligned with the depopulated void on the MSC8122 located in the square defined by positions, L11, L12, L13, M11, M12, M13, N11, N12, and N13.




Figure 4-2. V_{CCSYN} Bypass

4.3 Connectivity Guidelines

Unused output pins can be disconnected, and unused input pins should be connected to the non-active value, via resistors to V_{DDH} or GND, except for the following:

- If the DSI is unused (DDR[DSIDIS] is set), \overline{HCS} and $\overline{HB\overline{CS}}$ must be pulled up and all the rest of the DSI signals can be disconnected.
- When the DSI uses synchronous mode, \overline{HTA} must be pulled up. In asynchronous mode, \overline{HTA} should be pulled either up or down, depending on design requirements.
- $\overline{HDS\overline{T}}$ can be disconnected if the DSI is in big-endian mode, or if the DSI is in little-endian mode and the DCR[DSRFA] bit is set.
- When the DSI is in 64-bit data bus mode and DCR[BEM] is cleared, pull up $\overline{HWBS[1-3]}/\overline{HDBS[1-3]}/\overline{HWBE[1-3]}/\overline{HDBE[1-3]}$ and $\overline{HWBS[4-7]}/\overline{HDBS[4-7]}/\overline{HWBE[4-7]}/\overline{HDBE[4-7]}/\overline{PWE[4-7]}/\overline{PSDDQM[4-7]}/\overline{PBS[4-7]}$.
- When the DSI is in 32-bit data bus mode and DCR[BEM] is cleared, $\overline{HWBS[1-3]}/\overline{HDBS[1-3]}/\overline{HWBE[1-3]}/\overline{HDBE[1-3]}$ must be pulled up.
- When the DSI is in asynchronous mode, $\overline{HBR\overline{ST}}$ and HCLKIN should either be disconnected or pulled up.
- The following signals must be pulled up: \overline{HRESET} , \overline{SRESET} , \overline{ARTRY} , \overline{TA} , \overline{TEA} , \overline{PSDVAL} , and \overline{AACK} .
- In single-master mode (BCR[EBM] = 0) with internal arbitration (PPC_ACR[EARB] = 0):
 - \overline{BG} , \overline{DBG} , and \overline{TS} can be left unconnected.
 - $\overline{EXT_BG[2-3]}$, $\overline{EXT_DBG[2-3]}$, and \overline{GBL} can be left unconnected if they are multiplexed to the system bus functionality. For any other functionality, connect the signal lines based on the multiplexed functionality.
 - \overline{BR} must be pulled up.
 - $\overline{EXT_BR[2-3]}$ must be pulled up if multiplexed to the system bus functionality.
- If there is an external bus master (BCR[EBM] = 1):
 - \overline{BR} , \overline{BG} , \overline{DBG} , and \overline{TS} must be pulled up.
 - $\overline{EXT_BR[2-3]}$, $\overline{EXT_BG[2-3]}$, and $\overline{EXT_DBG[2-3]}$ must be pulled up if multiplexed to the system bus functionality.
- In single-master mode, \overline{ABB} and \overline{DBB} can be selected as \overline{IRQ} inputs and be connected to the non-active value. In other modes, they must be pulled up.

Note: The MSC8122 does not support DLL-enabled mode. For the following two clock schemes, ensure that the DLL is disabled (that is, the DLLDIS bit in the Hard Reset Configuration Word is set).

- If no system synchronization is required (for example, the design does not use SDRAM), you can use any of the available clock modes.
- In the CLKIN synchronization mode, use the following connections:
 - Connect the oscillator output through a buffer to CLKIN.
 - Connect the CLKIN buffer output to the slave device (for example, SDRAM) making sure that the delay path between the clock buffer to the MSC8122 and the SDRAM is equal (that is, has a skew less than 100 ps).
 - Valid clock modes in this scheme are: 0, 7, 15, 19, 21, 23, 28, 29, 30, and 31.

Design Considerations

- In CLKOUT synchronization mode (for 1.2 V devices), CLKOUT is the main clock to SDRAM. Use the following connections:
 - Connect the oscillator output through a buffer to CLKIN.
 - Connect CLKOUT through a zero-delay buffer to the slave device (for example, SDRAM) using the following guidelines:
 - The maximum delay between the slave and CLKOUT must not exceed 0.7 ns.
 - The maximum load on CLKOUT must not exceed 10 pF.
 - Use a zero-delay buffer with a jitter less than 0.3 ns.
 - All clock modes are valid in this clock scheme.

Note: See the Clock chapter in the *MSC8122 Reference Manual* for details.

- If the 60x-compatible system bus is not used and SIUMCR[PBSE] is set, $\overline{\text{PPBS}}$ can be disconnected. Otherwise, it should be pulled up.
- The following signals: SWTE, DSISYNC, DSI64, MODCK[1–2], CNFGS, CHIPID[0–3], RSTCONF and BM[0–2] are used to configure the MSC8122 and are sampled on the deassertion of the $\overline{\text{PORESET}}$ signal. Therefore, they should be tied to GND or V_{DDH} or through a pull-down or a pull-up resistor until the deassertion of the $\overline{\text{PORESET}}$ signal.
- When they are used, $\overline{\text{INT_OUT}}$ (if SIUMCR[INTODC] is cleared), $\overline{\text{NMI_OUT}}$, and $\overline{\text{IRQxx}}$ (if not full drive) signals must be pulled up.
- When the Ethernet controller is enabled and the SMII mode is selected, GPIO10 and GPIO14 must not be connected externally to any signal line.

Note: For details on configuration, see the *MSC8122 User's Guide* and *MSC8122 Reference Manual*. For additional information, refer to the *MSC8122 Design Checklist* (AN2787).

4.4 External SDRAM Selection

The external bus speed implemented in a system determines the speed of the SDRAM used on that bus. However, because of differences in timing characteristics among various SDRAM manufacturers, you may have use a faster speed rated SDRAM to assure efficient data transfer across the bus. For example, for 166 MHz operation, you may have to use 183 or 200 MHz SDRAM. Always perform a detailed timing analysis using the MSC8122 bus timing values and the manufacturer specifications for the SDRAM to ensure correct operation within your system design. The output delay listed in SDRAM specifications is usually given for a load of 30 pF. Scale the number to your specific board load using the typical scaling number provided by the SDRAM manufacturer.

4.5 Thermal Considerations

An estimation of the chip-junction temperature, T_J , in °C can be obtained from the following:

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad \text{Equation 1}$$

where

- T_A = ambient temperature near the package (°C)
- $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)
- $P_D = P_{INT} + P_{I/O}$ = power dissipation in the package (W)
- $P_{INT} = I_{DD} \times V_{DD}$ = internal power dissipation (W)
- $P_{I/O}$ = power dissipated from device on output pins (W)

The power dissipation values for the MSC8122 are listed in **Table 2-3**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than 0.02 W/cm² with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If T_J appears to be too high, either lower the ambient temperature or the power dissipation of the chip. You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case that is painted black. The MSC8122 device case surface is too shiny (low emissivity) to yield an accurate infrared temperature measurement. Use the following equation to determine T_J :

$$T_J = T_T + (\theta_{JA} \times P_D) \quad \text{Equation 2}$$

where

- T_T = thermocouple (or infrared) temperature on top of the package (°C)
- θ_{JA} = thermal characterization parameter (°C/W)
- P_D = power dissipation in the package (W)

Note: See *MSC8102, MSC8122, and MSC8126 Thermal Management Design Guidelines* (AN2601/D).

Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

| Part | Package Type | Core Voltage | Operating Temperature | Core Frequency (MHz) | Order Number | |
|---------|---|--------------|-----------------------|----------------------|-----------------|-----------------|
| | | | | | Lead-Free | Lead-Bearing |
| MSC8122 | Flip Chip Plastic Ball Grid Array (FC-PBGA) | 1.1 V | -40° to 105°C | 300 | MSC8122TVT4800V | MSC8122TMP4800V |
| | | | | 400 | MSC8122TVT6400V | MSC8122TMP6400V |
| | | 1.2 V | -40° to 105°C | 400 | MSC8122TVT6400 | MSC8122TMP6400 |
| | | | | 500 | MSC8122VT8000 | MSC8122MP8000 |

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations not listed:

Freescale Semiconductor
 Technical Information Center, CH370
 1300 N. Alma School Road
 Chandler, Arizona 85224
 +1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GMBH
 Technical Information Center
 Schatzbogen 7
 81829 München, Germany
 +44 1296 380 456 (English)
 +46 8 52200080 (English)
 +49 89 92103 559 (German)
 +33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
 Headquarters
 ARCO Tower 15F
 1-8-1, Shimo-Meguro, Meguro-ku,
 Tokyo 153-0064, Japan
 0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
 Technical Information Center
 2 Dai King Street
 Tai Po Industrial Estate
 Tai Po, N.T. Hong Kong
 +800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
 P.O. Box 5405
 Denver, Colorado 80217
 1-800-441-2447 or 303-675-2140
 Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

MSC8122
 Rev. 12
 4/2006

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and CodeWarrior are trademarks of Freescale Semiconductor, Inc. StarCore is a licensed trademark of StarCore LLC. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2006.

