# **SP508E**

# Rugged 20Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors

#### **FEATURES**

- 20Mbps Differential Transmission Rates
- 15kV ESD Tolerance for Analog I/Os
- Internal Transceiver Termination Resistors for V.11/V.35
- Interface Modes:
  - RS-232 (V.28) – X.21 (V.11)

MAXLINEAR

- EIA-530 (V.10 & V.11) - EIA-530A (V.10 & V.11)
- RS-449/V.36 (V.10 & V.11)
- V.35
- Software Selectable Protocols with 3-Bit Word
- · Eight Drivers and Eight Receivers
- V.35/V.11 Receiver Termination Network Disable Option
- Internal Line or Digital Loopback Testing
- Adheres to NET1/NET2 and TBR-2 Requirements
   Secure Communication Terminals

## Now Available in Lead Free Packaging

Refer to page 7 for pinout

- Easy Flow-Through Pinout
- +5V Only Operation
- Individual Driver/Receiver Enable/Disable Controls
- Operates in DTE or DCE Mode

### **APPLICATIONS**

- Router
- Frame Relay
- · CSU
- DSU
- PBX

### DESCRIPTION

The SP508E is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP508E is fabricated using a low power BiCMOS process technology, and incorporates an Exar regulated charge pump allowing +5V only operation. Exar's patented charge pump provides a regulated output of  $\pm 5.8V$ , which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP508E requires no additional external components for compliant operation for all of the eight (8) modes of operation other than four capacitors used for the internal charge pump. All necessary termination is integrated within the SP508E and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP508E provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP508E include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP508E also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination can be switched off using a control pin (TERM OFF) for monitoring applications. All eight (8) drivers and receivers in the SP508E include separate enable pins for added convenience. The SP508E is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices

Applicable U.S. Patents-5,306,954; and others patents pending

#### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V			+7V
Input Voltages:			
Log	ic	0.3V to (	√+0.5V)
		0.3V to (	
Rec	eivers		±15.5V
Output Voltages:			
Log	ic		√ <sub>cc</sub> +0.5V)
Driv	ers	7.5V	to +12.5V
Rec	eivers	0.3V to (	√ <sub>cc</sub> +0.5V)
Storage Tempera	ture	65°C	io +150°Ć
(derate 19.0mW/	°C above +70°C)		
Package Der	ating:		
Ø <sub>JA</sub>		!	52.7 °C/W
Ø <sub>JC</sub>			.6.5 °C/W

#### STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at  $125^{\circ}$ C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator should be below 30%RH.

#### ELECTRICAL SPECIFICATIONS

 $T_{A}$  = -40°C to +85°C and  $V_{cc}$  = +4.75V to +5.25V unless otherwise noted. Typical values are for  $T_{A}$  = 25C and Vcc = 5V.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS					
V <sub>IL</sub> V <sub>IH</sub>	2.0		0.8	Volts Volts	
LOGIC OUTPUTS					
V <sub>oL</sub> V <sub>OH</sub>		2.4	0.4	Volts Volts	$I_{out} = -3.2 \text{mA}$ $I_{out} = 1.0 \text{mA}$
V.28 DRIVER					
DC Parameters Outputs					
Outputs Open Circuit Voltage Loaded Voltage Short-Circuit Current Power-Off Impedance AC Parameters	±5.0 300		±15 ±15 ±100	Volts Volts mA Ω	per Figure 1 per Figure 2 per Figure 4, V <sub>ουτ</sub> =0V per Figure 5
Outputs Transition Time Instantaneous Slew Rate Propagation Delay			1.5 30	μs V/μs	per Figure 6; +3V to -3V per Figure 3
t <sub>PHL</sub> t <sub>PLH</sub> Max.Transmission Rate	0.5 0.5 120	1 1 230	5 5	μs μs kbps	
V.28 RECEIVER DC Parameters					
Inputs Input Impedance Open-Circuit Bias	3	47	7 +2.0	kΩ Volts	per Figure 7 per Figure 8
HIGH Threshold LOW Threshold AC Parameters	0.8	1.7 1.2	3.0	Volts Volts	
Propagation Delay					
t <sub>PHL</sub> t <sub>PLH</sub>	50 50	100 100	500 500	ns ns	

 $T_A = -40^{\circ}C$  to +85°C and  $V_{oc}$  = +4.75V to +5.25V unless otherwise noted. Typical values are for  $T_A = 25C$  and Vcc = 5V

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.28 RECEIVER (cont) AC Parameters (cont.) Max.Transmission Rate	120	235		kbps	
V.10 DRIVER <u>DC Parameters</u> Outputs Open Circuit Voltage Test-Terminated Voltage Short-Circuit Current Power-Off Current <u>AC Parameters</u> Outputs Transition Time Propagation Delay	±4.0 0.9V <sub>oc</sub>		±6.0 ±150 ±100	Volts Volts mA μA ns	per Figure 9 per Figure 10 per Figure 11 per Figure 12 per Figure 13; 10% to 90%
t <sub>PHL</sub> t <sub>PLH</sub> Max.Transmission Rate	30 30 120	100 100	500 500	ns ns kbps	
V.10 RECEIVER <u>DC Parameters</u> Inputs Input Current Input Impedance Sensitivity <u>AC Parameters</u> Propagation Delay t <sub>PHL</sub>	-3.25 4		+3.25 ±0.3 500	mA kΩ Volts ns	per Figures 14 and 15
t <sub>PLH</sub> Max.Transmission Rate	120		500	ns kbps	
V.11 DRIVER <u>DC Parameters</u> Outputs Open Circuit Voltage Test Terminated Voltage Balance Offset Short-Circuit Current Power-Off Current <u>AC Parameters</u> Outpute	±2.0 0.5V <sub>oc</sub>		±6.0 0.67V <sub>oc</sub> ±0.4 +3.0 ±150 ±100	Volts Volts Volts Volts Volts mA µA	per Figure 16 per Figure 17 per Figure 17 per Figure 17 per Figure 18 per Figure 19
Outputs Transition Time Propagation Delay t <sub>PHL</sub> t <sub>PHL</sub> Differential Skew ((I <sub>phI</sub> -t <sub>ph</sub> )) Max.Transmission Rate Changed to Changed Skew	20	30 30 5	10 85 85 10	ns ns ns Mbps	per Fig. 21 and 36; 10% to 90% Using $C_L$ = 50pF; per Figures 33 and 36 per Figures 33 and 36 per Figures 33 and 36
Channel to Channel Skew V.11 RECEIVER DC Parameters Insute		2		ns	
Inputs Common Mode Range Sensitivity	-7		+7 ±0.2	Volts Volts	

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.11 RECEIVER (cont) DC Parameters (cont.)					
Input Current	-3.25		±3.25	mA	per Figure 20 and 22;
			.00 75		power on or off
Current w/ 100Ω Termination Input Impedance	4		±60.75	mA kΩ	per Figure 23 and 24
<u>AC Parameters</u>				1122	
Propagation Delay			0-		Using $C_{L} = 50 pF;$
t <sub>PHL</sub>		30 30	85 85	ns ns	per Figures 33 and 38 per Figures 33 and 38
Skew( t <sub>phi</sub> -t <sub>plh</sub>  )		5	10	ns	per Figure 33
Max Transmission Rate	20			Mbps	
Channel to Channel Skew		2		ns	
V.35 DRIVER DC Parameters					
Outputs					
Test Terminated Voltage	±0.44		±0.66	Volts	per Figure 25
Offset	0.21/		±0.6	Volts Volts	per Figure 25
Output Overshoot Source Impedance	-0.2V <sub>st</sub> 50		+0.2V <sub>ST</sub> 150	Ω	per Figure 25; $V_{ST = Steady state value}$ per Figure 27; $Z_s = V_2/V_1 \times 50$
Short-Circuit Impedance	135		165	Ω	per Figure 28
AC Parameters					
Outputs Transition Time		7	20	ns	per Figure 29; 10% to 90%
Propagation Delay			20	110	
t <sub>PHL</sub>		30	85	ns	per Figure 33 and 36; $C_L = 20pF$
t <sub>PLH</sub> Differential Skew		30 5	85 10	ns ns	per Figure 33 and 36; C = 20pF per Figure 33 and 36; C = 20pF
$( t_{oh} - t_{oh} )$				10	Poi i iguio do ana do, O <sub>L</sub> - 2001
Max.Transmission Rate	20			Mbps	
Channel to Channel Skew		2		ns	
V.35 RECEIVER DC Parameters					
Inputs					
Sensitivity		±50	<u>+</u> 200	mV	
Source Impedance	90 135		110 165	Ω Ω	per Figure 30; $Z_s = V_2/V_1 \times 50\Omega$ per Figure 31
Short-Circuit Impedance AC Parameters	130		100	12	per rigure or
Propagation Delay					
t <sub>PHL</sub>		30	85	ns	per Figure 33 and 38; $C_L = 20pF$
Skew( t <sub>ohi</sub> -t <sub>oli</sub>  )		30 5	85 10	ns ns	per Figure 33 and 38; CL = 20pF per Figure 33; CL = 20pF
Max.Transmission Rate	20			Mbps	
Channel to Channel Skew		2		ns	
TRANSCEIVER LEAKAGE	URREN				
Driver Output 3-State Current Rcvr Output 3-State Current		500 1	10	μΑ μΑ	per Figure 32; Drivers disabled $T_x \& R_x$ disabled, 0.4V - V <sub>o</sub> - 2.4V
		'		μΛ	
POWER REQUIREMENTS					
V <sub>cc</sub> I <sub>cc</sub> (Shutdown Mode)	4.75	5.00 200	5.25	Volts μΑ	All I <sub>cc</sub> values are with $V_{cc}$ = +5V
I <sub>cc</sub> (Shutdown Mode) (V.28/RS-232)		95		mA	f = 120kbps: Drivers active & loaded
(V.11/RS-422)		230		mA	f <sub>m</sub> = 10Mbps; Drivers active & loaded
(EIA-530 & RS-449)		270		mA mA	$f_{IN}^{N}$ = 10Mbps; Drivers active & loade
(V.35) (EIA-530A)		170 200		mA mA	V.35 @ $f_{IN}$ = 10Mbps, V.28 @ 20kbps $f_{IN}$ = 10Mbps; Drivers active & loaded
()		_,,,			IN
	I	I	1	1	

#### - OTHER AC CHARACTERISTICS

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  and  $V_{CC} = +4.75V$  to +5.25V unless otherwise noted. Typical values are for  $T_A = 25C$  and Vcc = 5V.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER DELAY TIME BETW					
RS-232/V.28				D 11(1-01	
$t_{PZL}$ ; Tri-state to Output LOW $t_{PZL}$ ; Tri-state to Output HIGH $t_{PLZ}$ ; Output LOW to Tri-state $t_{PLZ}$ ; Output HIGH to Tri-state		0.11 0.11 0.05 0.05	5.0 2.0 2.0 2.0	μs μs μs μs	$C_{L}$ = 100pF, Fig. 34 & 40; $S_{2}$ closed $C_{L}$ = 100pF, Fig. 34 & 40; $S_{2}$ closed $C_{L}$ = 100pF, Fig. 34 & 40; $S_{2}^{2}$ closed $C_{1}$ = 100pF, Fig. 34 & 40; $S_{2}^{2}$ closed
$\frac{\textbf{RS-423/V.10}}{t_{pZL}; \text{ Tri-state to Output LOW}} t_{p_{ZH}; \text{ Tri-state to Output HIGH}} t_{p_{LZ}; \text{ Output LOW to Tri-state}} t_{p_{HZ}; \text{ Output HIGH to Tri-state}} t_{p_{HZ}; \text{ Output HIGH to Tri-state}}$		0.07 0.05 0.55 0.12	2.0 2.0 2.0 2.0	μs μs μs μs	$C_{L} = 100 \text{pF}$ , Fig. 34 & 40; $S_{2}$ closed $C_{L} = 100 \text{pF}$ , Fig. 34 & 40; $S_{2}^{2}$ closed $C_{L} = 100 \text{pF}$ , Fig. 34 & 40; $S_{2}^{2}$ closed $C_{L} = 100 \text{pF}$ , Fig. 34 & 40; $S_{2}^{2}$ closed
$\frac{\textbf{RS-422/V.11}}{t_{pZL}; \text{ Tri-state to Output LOW}} t_{pZH}; \text{ Tri-state to Output HIGH} t_{pZH}; \text{ Output LOW to Tri-state} t_{pHZ}; \text{ Output LOW to Tri-state} t_{pHZ}; \text{ Output HIGH to Tri-state}$		0.04 0.05 0.03 0.11	10.0 2.0 2.0 2.0	μs μs μs μs	C <sub>L</sub> = 100pF, Fig. 34 & 37; S, closed C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sup>1</sup> <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sup>1</sup> <sub>2</sub> closed C <sub>1</sub> = 15pF, Fig. 34 & 37; S <sup>2</sup> <sub>2</sub> closed
		0.85 0.36 0.06 0.05	10.0 2.0 2.0 2.0	μs μs μs	C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>1</sub> closed C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sub>1</sub> closed C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sub>2</sub> closed
RECEIVER DELAY TIME BE	TWEEN	ACTIVE	MODE		STATE MODE
$\begin{array}{l} \underline{\textbf{RS-232/V.28}} \\ t_{p_{ZL}}; \text{ Tri-state to Output LOW} \\ t_{p_{ZH}}; \text{ Tri-state to Output HIGH} \\ t_{p_{LZ}}; \text{ Output LOW to Tri-state} \\ t_{p_{HZ}}; \text{ Output HIGH to Tri-state} \end{array}$		0.05 0.05 0.65 0.65	2.0 2.0 2.0 2.0	μs μs μs μs	$C_{L}$ = 100pF, Fig. 35 & 40; $S_{1}$ closed $C_{L}$ = 100pF, Fig. 35 & 40; $S_{2}$ closed $C_{L}$ = 100pF, Fig. 35 & 40; $S_{1}$ closed $C_{L}$ = 100pF, Fig. 35 & 40; $S_{2}$ closed
$\begin{array}{l} \textbf{RS-423/V.10} \\ t_{\text{PZL}}; \text{ Tri-state to Output LOW} \\ t_{\text{PZH}}; \text{ Tri-state to Output HIGH} \\ t_{\text{PLZ}}; \text{ Output LOW to Tri-state} \\ t_{\text{PHZ}}; \text{ Output HIGH to Tri-state} \end{array}$		0.04 0.03 0.03 0.03	2.0 2.0 2.0 2.0	μs μs μs	$C_{L}$ = 100pF, Fig. 35 & 40; S <sub>1</sub> closed $C_{L}$ = 100pF, Fig. 35 & 40; S <sub>2</sub> closed $C_{L}$ = 100pF, Fig. 35 & 40; S <sub>2</sub> closed $C_{L}$ = 100pF, Fig. 35 & 40; S <sub>2</sub> closed

#### OTHER AC CHARACTERISTICS (Continued)

 $T_A = -40^{\circ}C$  to +85°C and  $V_{CC} = +4.75V$  to +5.25V unless otherwise noted. Typical values are for  $T_A = 25C$  and Vcc = 5V

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	RS-422/V.11						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PZI</sub> ; Tri-state to Output LOW			-	μs		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>PZH</sub> ; Tri-state to Output HIGH			-	μs	$C_{L} = 100 \text{pF}$ , Fig. 35 & 39; $S_{2}$ closed	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	t <sub>PLZ</sub> ; Output LOW to Tri-state			-	μs		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>PHZ</sub> ; Output HIGH to Tri-state		0.03	2.0	μs	$C_{L} = 15 \text{pF}, \text{ Fig. 35 & 39; S}_{2} \text{ close}$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>PZL</sub> ; Tri-state to Output LOW			-	μs	C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>1</sub> closed	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>PZH</sub> ; Tri-state to Output HIGH			-		C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>2</sub> closed	
TRANSCEIVER TO TRANSCEIVER \$KEW       (per Figures 32, 33, 36, 38)         RS-232 Driver       100       ns $[(t_{phi})_{Tx1} - (t_{phi})_{Txn}]$ RS-232 Receiver       20       ns $[(t_{phi})_{Tx1} - (t_{phi})_{Txn}]$ RS-232 Receiver       20       ns $[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$ RS-232 Receiver       20       ns $[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$ RS-232 Receiver       20       ns $[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$ RS-422 Driver       2       ns $[(t_{phi})_{Tx1} - (t_{phi})_{Txn}]$ RS-422 Receiver       2       ns $[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$ RS-423 Driver       2       ns $[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$ RS-423 Driver       2       ns $[(t_{phi})_{Rx2} - (t_{phi})_{Rxn}]$ RS-423 Receiver       2       ns $[(t_{phi})_{Rx2} - (t_{phi})_{Rxn}]$ V.35 Driver       2       ns $[(t_{phi})_{Rx2} - (t_{phi})_{Rxn}]$ V.35 Receiver       2       ns $[(t_{phi})_{Tx1} - (t_{phi})_{Txn}]$ V.35 Receiver       2       ns $[(t_{phi})_{Tx1} - (t_{phi})_{Txn}]$	t <sub>PLZ</sub> , Output LOW to Tri-state			-		C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed	
RS-232 Driver       100       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-232 Receiver       20       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-232 Receiver       20       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-232 Receiver       20       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-232 Receiver       20       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-232 Driver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Rxn}]$ RS-422 Driver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-422 Receiver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-423 Driver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-423 Driver       2       ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ RS-423 Receiver       2       ns $[(t_{phl})_{Tx2} - (t_{phl})_{Txn}]$ RS-423 Receiver       2       ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ V.35 Driver       2       ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ V.35 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$	t <sub>PHZ</sub> ; Output HIGH to Tri-state		0.03	2.0	μs	$C_{L} = 15 pF, Fig. 35 \& 39; S_{2} closed$	
No Body Events       100       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-232 Receiver       20       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-232 Receiver       20       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-422 Driver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Rxn}]$ RS-422 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-422 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-422 Receiver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Txn}]$ RS-423 Driver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-423 Receiver       2       ns $[(t_{phl})_{Rx2} - (t_{phl})_{Txn}]$ RS-423 Receiver       2       ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ V.35 Driver       2       ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ V.35 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ V.35 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$	TRANSCEIVER TO TRANSC	EIVER	<b>KEW</b>			(per Figures 32, 33, 36, 38)	
RS-232 Receiver       20       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-422 Driver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-422 Driver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-422 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-422 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ RS-422 Receiver       2       ns $[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$ RS-423 Driver       2       ns $[(t_{phl})_{Tx2} - (t_{phl})_{Rxn}]$ RS-423 Receiver       2       ns $[(t_{phl})_{Tx2} - (t_{phl})_{Rxn}]$ RS-423 Receiver       2       ns $[(t_{phl})_{Tx2} - (t_{phl})_{Rxn}]$ V.35 Driver       2       ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ V.35 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Tx1}]$ V.35 Receiver       2       ns $[(t_{phl})_{Tx1} - (t_{phl})_{Tx1}]$	RS-232 Driver		100		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$	
Instruction       Instrule       Instruction <thinstruction< th=""></thinstruction<>			100		ns	$[(t_{\text{plh}})_{\text{Tx1}} - (t_{\text{plh}})_{\text{Txn}}]$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	RS-232 Receiver		20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$	
Instruction       Instruction <th cold="" i<="" td=""><td></td><td></td><td>20</td><td></td><td>ns</td><td><math display="block">[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]</math></td></th>	<td></td> <td></td> <td>20</td> <td></td> <td>ns</td> <td><math display="block">[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]</math></td>			20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
RS-422 Receiver       2       ns       [ ( $t_{phl}$ ) $t_{Rx1} - (t_{phl})_{Rxn}$ ]         RS-423 Driver       2       ns       [ ( $t_{phl}$ ) $t_{Rx1} - (t_{phl})_{Rxn}$ ]         RS-423 Driver       2       ns       [ ( $t_{phl}$ ) $t_{Rx2} - (t_{phl})_{Rxn}$ ]         RS-423 Receiver       2       ns       [ ( $t_{phl}$ ) $t_{Rx2} - (t_{phl})_{Txn}$ ]         RS-423 Receiver       2       ns       [ ( $t_{phl}$ ) $t_{Rx2} - (t_{phl})_{Txn}$ ]         V.35 Driver       2       ns       [ ( $t_{phl}$ ) $t_{Rx2} - (t_{phl})_{Rxn}$ ]         V.35 Receiver       2       ns       [ ( $t_{phl}$ ) $t_{Rx2} - (t_{phl})_{Rxn}$ ]         V.35 Receiver       2       ns       [ ( $t_{phl}$ ) $t_{Rx1} - (t_{phl})_{Txn}$ ]         V.35 Receiver       2       ns       [ ( $t_{phl}$ ) $t_{Rx1} - (t_{phl})_{Txn}$ ]	RS-422 Driver				ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			_		ns	For the For the	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	RS-422 Receiver					$\begin{bmatrix} (t_{phi})_{Rx1} - (t_{phi})_{Rxn} \end{bmatrix}$	
Image: Construct of the second se			-		ns	$\left[\left(\mathfrak{l}_{\text{phl}}\right)_{\text{Rx1}} - \left(\mathfrak{l}_{\text{phl}}\right)_{\text{Rxn}}\right]$	
RS-423 Receiver       2       ns       [ ( $t_{phl}$ )_{Rx2} - ( $t_{phl}$ )_{Rxn}]         2       ns       [ ( $t_{phl}$ )_{Rx2} - ( $t_{phl}$ )_{Rxn}]         2       ns       [ ( $t_{phl}$ )_{Rx2} - ( $t_{phl}$ )_{Rxn}]         V.35 Driver       2       ns       [ ( $t_{phl}$ )_{Tx1} - ( $t_{phl}$ )_{Txn}]         2       ns       [ ( $t_{phl}$ )_{Tx1} - ( $t_{phl}$ )_{Txn}]         V.35 Receiver       2       ns       [ ( $t_{phl}$ )_{Tx1} - ( $t_{phl}$ )_{Txn}]	RS-423 Driver		_		ns		
2     ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ V.35 Driver     2     ns $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ 2     ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ 2     ns $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ V.35 Receiver     2     ns $[(t_{phl})_{Rx1} - (t_{phl})_{Txn}]$			_		ns		
V.35 Driver     2     ns $[(t_{ph})_{Tx1} - (t_{ph})_{Txn}]$ 2     ns $[(t_{ph})_{Tx1} - (t_{ph})_{Txn}]$ 2     ns $[(t_{ph})_{Tx1} - (t_{ph})_{Txn}]$ V.35 Receiver     2     ns       [(t_{ph})_{Rx1} - (t_{ph})_{Rxn}]	RS-423 Receiver				ns		
V.35 Receiver2ns $[(t_{ph})_{Tx1} - (t_{ph})_{Txn}]$ No2ns $[(t_{ph})_{Tx1} - (t_{ph})_{Txn}]$			2		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$	
V.35 Receiver 2 ns $\begin{bmatrix} (t_{ph})_{x1} & (t_{ph})_{xn} \end{bmatrix}$	V.35 Driver		2		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$	
V.35 Receiver $\begin{bmatrix} 2 \\ 2 \end{bmatrix} \qquad ns \qquad \begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix} \\ \begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix}$			_		ns	For the For the	
$2 \qquad ns \qquad [(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$	V.35 Receiver				ns	$\begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix}$	
			2		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$	



#### **PIN DESCRIPTION**

Din Number	Din Nome	Description	Din Number	Din Nome	Description
Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	VCC	5V Power Supply Input	51	TxC(b)	TxC Non-Inverting Input
2	GND	Signal Ground	52	GND	Signal Ground
3	SDEN	TxD Driver Enable Input	53	TxC(a)	TxC Inverting Input
4	TTEN	TxCE Driver Enable Input	54	CS(b)	CTS Non-Inverting Input
5	STEN	ST Driver Enable Input	55	CS(a)	CTS Inverting Input
6	RSEN	RTS Driver Enable Input	56	DM(b)	DSR Non-Inverting Input
7	TREN	DTR Driver Enable Input	57	DM(a)	DSR Inverting Input
8	RRCEN	DCD Driver Enable Input	58	GNDV10	V.10 Rx Reference Node
9	RLEN	RL Driver Enable Input	59	RRT(b)	DCD <sub>DTE</sub> Non-Inverting Input
10	LLEN#	LL Driver Enable Input	60	RRT(a)	DCD <sub>DTE</sub> Inverting Input
11	RDEN#	RxD Receiver Enable Input	61	IC	RI Receiver Input
12	RTEN#	RxC Receiver Enable Input	62	TM(a)	TM Receiver Input
13	TxCEN#	TxC Receiver Enable Input	63	LL(a)	LL Driver Output
14	CSEN#	CTS Receiver Enable Input	64	VCC	Power Supply Input
15	DMEN#	DSR Receiver Enable Input	65	RL(a)	RL Driver Output
16	RRTEN#	DCD <sub>DTE</sub> Receiver Enable Input	66	VSS1	-2xVCC Charge Pump Output
17	ICEN#	RI Receiver Enable Input	67	C2N	Charge Pump Capacitor
18	TMEN	TM Receiver Enable Input	68	GND	Signal Ground
19	D0	Mode Select Input	69	C1N	Charge Pump Capacitor
20	D1	Mode Select Input	70	C2P	Charge Pump Capacitor
21	D2	Mode Select Input	71	VCC	Power Supply Input
22	TERM OFF	Termination Disable Input	72	C1P	Charge Pump Capacitor
23	D LATCH#	Decoder Latch Input	73	VDD	2xVCC Charge Pump Output
23	NC	No Connect	74		~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
				GND TD(-)	Signal Ground
25	GND	Signal Ground	75	TR(a)	DTR Inverting Output
26	VCC	5V Power Supply Input	76	NC	No Connect
27		Loopback Mode Enable Input	77	VCC	Power Supply Input
28	TxD	TxD Driver TTL Input	78	TR(b)	DTR Non-Inverting Output
29	TxCE	TxCE Driver TTL Input	79	RRC(b)	DCD Non-Inverting Output
30	ST	ST Driver TTL Input	80	VCC	Power Supply Input
31	RTS	RTS Driver TTL Input	81	RRC(a)	DCD Inverting Output
32	DTR	DTR Driver TTL Input	82	GND	Signal Ground
33	DCD_DCE	DCD <sub>DCE</sub> Driver TTL Input	83	RS(a)	RTS Inverting Output
34	RL	RL Driver TTL Input	84	VCC	Power Supply Input
35	LL	LL Driver TTL Input	85	RS(b)	RTS Non-Inverting Output
36	RxD	RxD Receiver TTL Output	86	GND	Signal Ground
37	RxC	RxC Receiver TTLOutput	87	ST(a)	ST Inverting Output
38	TxC	TxC Receiver TTL Output	88	VCC	Power Supply Input
39	CTS	CTS Receiver TTL Output	89	V35TGND3	ST Termination Referance
40	DSR	DSR Receiver TTL Output	90	ST(b)	ST Non-Inverting Output
41	DCD_DTE	DCD <sub>DTE</sub> Receiver TTL Output	91	GND	Signal Ground
42	RI	RI Receiver TTL Output	92	TT(a)	TxCE Inverting Output
43	ТМ	TM Receiver TTL Output	93	VCC	5V Power Supply Input
44	GND	Signal Ground	94	V35TGND2	ST Termination Referance
45	VCC	Power Supply Input	95	TT(b)	TxCE Non-Inverting Output
46		Reciever Termination Refrence	96	GND	Signal Ground
40	RD(b)	RXD Non-Inverting Input	97	SD(a)	TxD Inverting Output
48	RD(a)	RXD Inverting Input	98	VCC	5V Power Supply Input
40	RT(b)	RxC Non-Inverting Input	99	V35TGND1	ST Termination Referance
<u>49</u> 50		~ •	<u> </u>		
	RT(a)	RxC Inverting Input	100	SD(b)	TxD Non-Inverting Output

# SP508E Driver Table

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T <sub>1</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T <sub>1</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T <sub>2</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T <sub>2</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T <sub>3</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T <sub>3</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)
T <sub>4</sub> OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T <sub>4</sub> OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T₅OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T₅OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T <sub>6</sub> OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T <sub>6</sub> OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T <sub>7</sub> OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL
T <sub>8</sub> OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL

Table 1. Driver Mode Selection

# SP508E Receiver Table

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
R <sub>1</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)
R <sub>1</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)
R <sub>2</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)
R <sub>2</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)
R <sub>3</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)
R <sub>3</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)
R <sub>4</sub> IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)
R <sub>4</sub> IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)
R <sub>5</sub> IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)
R <sub>5</sub> IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)
R <sub>6</sub> IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)
R <sub>6</sub> IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)
R <sub>7</sub> IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RI
R <sub>8</sub> IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	ТМ

Table 2. Receiver Mode Selection



Figure 1. V.28 Driver Output Open Circuit Voltage



Figure 3. V.28 Driver Output Slew Rate



Figure 5. V.28 Driver Output Power-Off Impedance



Figure 2. V.28 Driver Output Loaded Voltage



Figure 4. V.28 Driver Output Short-Circuit Current



Figure 6. V.28 Driver Output Rise/Fall Times



Figure 7. V.28 Receiver Input Impedance



Figure 8. V.28 Receiver Input Open Circuit Bias



Figure 9. V.10 Driver Output Open-Circuit Voltage



Figure 11. V.10 Driver Output Short-Circuit Current



Figure 10. V.10 Driver Output Test Terminated Volt-



Figure 12. V.10 Driver Output Power-Off Current



Figure 13. V.10 Driver Output Transition Time



Figure 14. V.10 Receiver Input Current



Figure 15. V.10 Receiver Input IV Graph



Figure 16. V.11 Driver Output Open-Circuit Voltage



Figure 17. V.11 Driver Output Test Terminated Voltage



Figure 18. V.11 Driver Output Short-Circuit Current



Figure 19. V.11 Driver Output Power-Off Current



Figure 21. V.11 Driver Output Rise/Fall Time



Figure 20. V.11 Receiver Input Current







Figure 23. V.11 Receiver Input Current w/ Termination



Figure 26. V.35 Driver Output Offset Voltage



Figure 24. V.11 Receiver Input Graph w/ Termination



Figure 25. V.35 Driver Output Test Terminated Voltage



Figure 27. V.35 Driver Output Source Impedance



Figure 28. V.35 Driver Output Short-Circuit Impedance



Figure 29. V.35 Driver Output Rise/Fall Time



Figure 30. V.35 Receiver Input Source Impedance



Figure 32. Driver Output Leakage Current Test



Figure 31. V.35 Receiver Input Short-Circuit Impedance



Figure 33. Driver/Receiver Timing Test Circuit





Figure 34. Driver Timing Test Load Circuit

Figure 35. Receiver Timing Test Load Circuit



Figure 36. Driver Propagation Delays



Figure 37. Driver Enable and Disable Times



Figure 38. Receiver Propagation Delays







Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times



Figure 41. Typical V.28 Driver Output Waveform



Figure 43. Typical V.11 Driver Output Waveform



Figure 42. Typical V.10 Driver Output Waveform



Figure 44. Typical V.35 Driver Output Waveform



Figure 45. Functional Diagram

The SP508E contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP508E offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A(V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP508E has eight drivers, eight receivers, and Exar's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, failsafe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

#### THEORY OF OPERATION

The SP508E device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

#### Drivers

The SP508E has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1. There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output singleended signals with a minimum of  $\pm$ 5V (with 3k $\Omega$  & 2500pF loading), and can operate over 120kbps. Since the SP508E uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed  $\pm$ 10V. The V.28 driver architecture is similar to Exar's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also singleended signals which produce open circuit  $V_{OL}$ and  $V_{OH}$  measurements of  $\pm 4.0V$  to  $\pm 6.0V$ . When terminated with a  $450\Omega$  load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain +2V differential output levels with a load of 100Ω. The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of ±1.5V differential output levels with a 54 $\Omega$  load. The strength allows the SP508E differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449, EIA-530, EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP508E to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP508E for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the  $V_{_{\rm OH}}$  and  $V_{_{\rm OL}}$  depending on load conditions. This termination network is basically a "Y" configuration consisting of two  $51\Omega$  resistors connected in series and a  $124\Omega$  resistor connected between the two  $50\Omega$  resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 45. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL and CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately  $500k\Omega$ .

#### Receivers

The SP508E has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prear-

ranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 2 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of +15V and can receive signals downs to +3V. The input sensitivity complies with RS-232 and V .28 at +3V. The input impedance is  $3k\Omega$  to  $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of  $10k\Omega$  and a differential threshold of less than  $\pm 200$ mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120 $\Omega$  connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100 $\Omega$ , thus complying with the V.11 and RS-422 specifications. This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51 $\Omega$  resistors connected in series and a 124 $\Omega$  resistor connected between the two 50 $\Omega$  resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 45. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal  $5k\Omega$  pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

#### CHARGE PUMP

The charge pump is a Exar-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump  $V_{pp}$  and  $V_{ss}$  outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

#### Phase 1

 $V_{ss}$  charge storage — During this phase of the clock cycle, the positive side of capacitors C<sub>1</sub> and C<sub>2</sub> are initially charged to V<sub>cc</sub>. C+ is then switched to ground and the charge in C<sub>1</sub>- is transferred to C<sub>2</sub>-. Since C<sub>2</sub>+ is connected to V<sub>cc</sub>, the voltage potential across capacitor C<sub>2</sub> is now 2<sub>x</sub>V<sub>cc</sub>.

#### Phase 2

 $-V_{ss}$  transfer —Phase two of the clock connects the negative terminal of C<sub>2</sub> to the V<sub>ss</sub> storage capacitor and the positive terminal of C<sub>2</sub> to ground, and transfers the negative generated voltage to C<sub>3</sub>. This generated voltage is regulated to -5.8V. Simultaneously, the positive side of the capacitor C<sub>1</sub> is switched to V<sub>cc</sub> and the negative side is connected to ground.

#### Phase 3

 $-V_{DD}$  charge storage —The third phase of the clock is identical to the first phase—the charge transferred in C<sub>1</sub> produces  $-V_{CC}$  in the negative terminal of C<sub>1</sub> which is applied to the negative side of the capacitor C<sub>2</sub>. Since C<sub>2</sub>+ is at V<sub>CC</sub>, the voltage potential across C<sub>2</sub> is 2<sub>x</sub>V<sub>CC</sub>.

#### Phase 4

 $-V_{DD}$  transfer —The fourth phase of the clock connects the negative terminal of C<sub>2</sub> to ground, and transfers the generated 5.8V across C<sub>2</sub> to C<sub>4</sub>, the V<sub>DD</sub> storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C<sub>1</sub> is switched to V<sub>CC</sub> and the negative side is connected to ground, and the cycle begins again.

The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V<sup>+</sup> and V<sup>-</sup> are separately generated from V<sub>cc</sub>; in a no-load condition V<sup>+</sup> and V<sup>-</sup> will be symmetrical. Older charge pump approaches that generate V<sup>-</sup> from V<sup>+</sup> will show a decrease in the magnitude of V<sup>-</sup> compared to V<sup>+</sup> due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as  $1\mu$ F with a 16V breakdown voltage rating.

#### **TERM\_OFF FUNCTION**

The SP508E contains a TERM\_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications that are typically found in networking test equipment. The TERM\_OFF pin internally contains a pull-down device with an impedance of over  $500k\Omega$ , which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM\_OFF.

#### LOOPBACK FUNCTION

The SP508E contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 46. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

#### DECODER AND D\_LATCH FUNCTION

The SP508E contains a D\_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP508E accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW. There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D\_LATCH at a logic HIGH, the decoder state of the SP508E will be undefined.

#### ESD TOLERANCE

The SP508E device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

#### CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multiprotocol serial transceiver IC's, the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP508E is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP508E , as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.



Figure 46. SP508E Loopback Path

Typical SP508 DB-26 Serial Port Configuration Reference Design Schematic Signal (DTE\_DCE) TXD\_RXD\_A TXD\_RXD\_B TXCE\_TXC\_A TXCE\_TXC\_A RND\_TXD\_A RND\_TXD\_B RNC\_TXDE\_A RNC\_TXDE\_A TXC\_RXC\_A TXC\_RXC\_A TXC\_RXC\_A TXC\_RXC\_A TXC\_RXC\_B TTXC\_RXC\_B TXC\_B TXC\_B DOD\_DDD DCD\_DDD\_A DCD\_DDD\_A RTS\_CTS\_A RTS\_CTS\_B DTR\_DSR\_A DTR\_DSR\_B RL\_RI LL\_TM RI\_RL UL TM µ DB-26 Serial Rort Connector Pins SIGNAL GND (10 Pins) 3 (V.11,V.35, V.28) (17 (V.11,V.35, V.28) 17 (V.11,V.35, V.28) 9 (V.11,V.35, V.28) 15 (V.11,V.35, V.28) 15 (V.11,V.28) 5 (V.11,V.28) 13 (V.11) 8 (V.11,V.28) 13 (V.11) 10 (V.11) 10 (V.11) 10 (V.11) 2 (V.11,V.35,V.28) 14 (V.11,V.35) 24 (V.11,V.35,V.28) 11 (V.11,V.35) 4 (V.11,V.28) 19 (V.11) 20 (V.11,V.28) 23 (V.11) 18 (V:10, V:28) 21 (V:10,V:28) 22 (V:10,V:28) 25 (V:10,V:28) +5V , T D1 D2 D2 D\_LATCH TERM\_OFF LOOPBACK V35TGND1 V35TGND2 V35TGND3 V35RGND V10\_GND ₽₽ TEN DEP 2000 TEN SP508 STEN SP508 RESN TEN D\_DATO RESN TEN D\_DATO RESN VISTOR Charge Pump Section Farsceiver Sedion Logic Section GND 5₽₽ -In 2 8 岸눈 RTS DTR DCD\_DCE RcC TxC 2CE 8 CTS DSR +5V ▲ +5V + #109 (DCD)<sub>DCE</sub> #109 (DCD)<sub>DTE</sub> #113 (TXCE) #105 (RTS) #108 (DTR) #105 (RXD) #115 (RXC) #107 (DSR) #106 (CTS) #103 (TxD) #114 (TxC) #140 (RL) #142 (TM) #141 (LL) #125 (RI) DCE/DTE Irput Line Output Line NO Lines represented by double arrowhead signifies a bi-drectional bus. Driver applies for DCE only on pins 15 and 12. Receiver applies for DCE only on pins 15 and 12. Driver applies for DCE only on pins 8 and 10. Receiver applies for DTE only on pins 8 and 10. ¥↑‡

Figure 47. SP508E Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



	ç	2
	c	2
		Π
1	G	)
		0
	C	
	Z	2

		TMEN	18
TM(A)	Receiver_8	TM	\$
		ICEN#	17
~	Receiver_7	22	đ
RRT(B)		RRTEN#	16
RRT(A)	Receiver_6	DCD_DTE	41
D M (B)		DMEN#	51
DM(A)	Receiver_5	DSR	8
(S)SO		CSEN#	14
(MSD	Receiver_4	CIIS	8
TxC(B)		TxCEN#	13
TxC(A)	Receiver_3	TxC	8
RT(B		RTEN#	12
RT(A)	Receiver_2	R	37
RD (B		RD EN#	=
RD (A)	Receiver_1	RxD	8
		LLEN#	ō
WTT (40)	Driver_8		35
		RLEN	9
RL(A)	Driver_7	RP	¥
RRC(B)		RRCEN	8
RRC(4)	Driver_6	DCD_DCE	យ
TR(B)		TREN	7
TR(A)	Driver_S	DTR	ង
R5(B)		RSEN	ი
RSKA	Driver_4	RTS	31
SI(B)		STEN	S
SIM	Driver_3	য	8
(B) TT (B)		TTEN	4
ΠW	Driver_2	TXCE	29
SD (B		SDEN	w
SD (A)	Driver_1	TxD	28
Pin Mner	Circuit	Pin Mnemonic	Pin Number
Connector		System Logic	Interface to
ł			

																											<u> </u>		
_																													
Pin assignments and signal functions are subject to national or regional varietion and	¥28	V28			V28		8CA			V28		V28	87A	87A		V28		V28		V28		V28		87A		87A	Type	leubic	R 2
	F	R			9		CA			DA		ΒA	TM	Ξ		CF		R		8		B		DD		88	R.	Mnemo	232 or V24
	20	21			20		4			24		2	25	22		8		6		S		5		71		υ		DB-25	24
	V.10	V.10		TUA	V.11	TUA	ΠUΛ		ULA.	ΠU	11.V	TUA	01.4		ΠU	LL'A	LLA	11.V	LL'A	11.V	۲Ľ۷	ΠCΛ	¥.11	ΠUΛ	LLA	ΠU	Type	Signal	
	F	₽		CD(B)	CD(A)	CA(B)	CA(A)		DA(B)	DAGA	BA(B)	BA(A)	ΤM		CF(B)	CF(A)		CC(W)	CB(B)	CB(A)	D8(8)	DB(A)	0089	DD(A)	BB (B)	BB (A)	<u>P</u> i	Mnemo	EIA -530
	8	21		23	20	61	4		=	24	12	2	25		10	8	22	9	٤I	S	IJ	15	v	71	91	3		DB-25	
	¥.10	V.10		TUA	117A	TUA	117A		ΠTA	TUA	1UA	TUA	017		TUA	TUA	TUA	TUA	ΠU	1UA	Π.Υ	ΠCV	Y.II	TUA	LUA	ΠUV	Type	Signal	
	F	₽		TR(B)	TRON	RS(B)	RS(A)		ТТ(B)	1T (A)	SD (B)	SD (A)	TM		RR(B)	RR(4)	DM(B)	DM(A)	CS(B)	(SR	51(8) SI	SI (8	RT(B)	RT(A)	RD(B)	RD(A)	Di.	Mnemo	RS 4 4 9
	5	14		g	12	25	7		ъ	17	22	4	18		Ľ۵	13	29	11	27	v	N,	S	8	8	24	6	_	DB-37	
	V28	V28			V28		V28		SE'A	SEA	SEA	SEA	V28	V28		V28		V28		V28	SE'A	SE:A	SE'A	SEA	SEA	SEA	Type	Signal	
	141	đ			106 80		50L		5113	511	103	103	142	125		601		107		ន៍	114	114	511	511	104	104	<u>2</u> .	Mnemo	2EV
	-	z			н		0		×	с	S	P	NN	ſ		F		Е		0	Å	~	×	٨	L	R	Pin(P)	MB4	
						ΠU	ΠUΛ		Π.A	ΠUΛ	ΠU	TUA							TUA	ΥU	Πïλ	ΠCV	Y.II	ΠÜΛ	ΠUΛ	ΠUΛ	Type	leubic	
						(B)	(A)		X(B)	жœ	T(B)	T(A)							(B)	1(R)	Ś	ŝ	88	B(A)	R(B)	R(A)	<u>P</u> i	Mnemo	X21
						ō	y		14**	744	9	2							12	S	U,	σ	14**	**7	11	4	Pin(P)	DB-15	

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

SP508E\_101\_013020

Ū
Н
ဗိ
Ž
ົດ
R
2
9
VFIGURATIO

18	43	17	42	16	4]	15	8	14	66	51	8	21	37	П	*	01	56	6	¥	8	щ	7	z	6	2	ი	в	4	29	ω	87	Pin Number	Interface to	
TMEN	TM	K EN#	R	RRTEN#	DCD_DTE	DMEN#	DSR	CSEN#	CTS	TxCEN#	TxC	RTEN#	R	RD EN#	88	LLEN#		RLEN	RL	RRCEN	DCD_DCE	TREN	DTR	RSEN	RTS	STEN	য	TTEN	TXCE	SDEN	TxD	Pin Mnemonic	Interface to System Logic	SP 908 Multip
	Receiver_8		Receiver_7		Receiver_6		Receiver_S		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_S		Driver_4		Driver_3		Driver_2		Driver_1	Circuit		SP 908 Multiprotocol Configured as DTE
	TM(A)		π	RRT(B)	RRT(A)	D M(B)	D M(A)	CS(B)	CSW	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		ЦQQ		RL(A)	RRC(B)	RRC(A)	TR(8)	TR(A)	RS(B)	RS®	ST(B)	5T(A)	TT(8)	ΠW	SD(8)	SD (A)	Pin Mnemonic	Interface to Port- Connector	d ≫ DTE
	ຄ		61	66	8	8	57	54	55	SI	හ	49	8	47	\$		63		65	ęζ	8	78	75	58	33	8	87	56	92	100	97	Pin Number	o Port-	

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable prins for each driver and receiver

	Signal Type	¥28		V28			¥28		V28			Y28		V28	Γ	V28		¥28		V28		V28		¥28		V28		V28	V28	Pin
RS-23				00	╞	_	00		8			0	$\vdash$	0	╞	00	╞	8		8		00		00	$\vdash$	$\vdash$		00	8	Pin assignments and signal functions are subject to national or regional variation and numerican
RS-232 or V 24	(Vinemo nic	BA		DA			S		θ			RL		F		88		8		D8		ß		R		ĥ		Ĥ	ΤM	
¥	DB-25 Pin(M)	N		24			4		20			2		18		w		17		5		'n		۰		œ		22	25	
	Signal Type	117	117	TUA	1DV		HIX.	117	V.11710	ZULV		017		017		113	101	102	102	1EX	102	1134	1134	01/11/0	ZULV	102	1134	017	017	
EIA-530	Mnemo	BA(A)	BA(B)	DAGAY	DA(B)		ଜନ	6 6		CD(B)		₽		F		BB (A)	BB (B)	DD(A)	DD(B)	DB(A)	DB(B)	GBUN	CB (B)	-	00,00	CF(A)	CF(B)	R	τM	
	Pin (M)	N	14	24	=		4	9	20	23		21		18		ω	6	17	9	5	L L	S	3	۰	22#	00	ŏ	22 <del>‡</del>	25	
	Signal Type	V11	1UV	TUA	Y)1		Y I	1UA	V.11	1UA		017		007		1134	104	10	TI3	TI XIII	TI3	1134	1134	113	117	1DV	1134		017	
RS 449	Mnemo	SDØ	SD(B)	TT(A)	118)		88	75 (8)	TR(A)	TR(B)		R		F		RD (A)	RD (B)	RT(A)	RT(B)	STAN	5T(B)	CSW	(S/B)	DM(A)	DM(B)	RR(A)	RR(B)		TM	
	DB-37	4	22	17	ж		7	25	12	8		14		ĕ	ſ	۰	24	00	26	s,	23	9	27	=	29	5	<u>ب</u>		81	
	Signal Type	SE/A	SE:A	SEA	SEA		V28		V28			V28		V28		SEA	SEA	SEA	SEV	SE/A	SEA	V28		V28		V28		V28	V28	
5 E.V	Mnemo	ā	i i	113	113		201		108			ž		141		ī	ž	115	511	114	114	ន៍		107		ŝ		125	142	
	Pin (MB4	⊸	S	c	×		^		н			z		-		70	-	<	×	4	æ	0		-		-71		-	NN	
	Signal Type	Y.II	1134	ΠUV	Y.I		XI.	117								113	10			T EX	113	¥11	117	112	112					
X21	Mnemo		T(B)	X(A)	X(B)		ê	C(8)								R(A)	R(B)			SQR	S(B)	100	168	B(A)	B (6)					
	DB-15 Pin(M)		ç	7**	14**		ω	ö								4	=			۰		S	12	74	14**					
_	Signal Type	11.V	1ĽV						V.10							HLV.	V.11						¥.10	01.V						
AppleTalk"	Mnemo	TxD -	TxD+						556							RxD-	2 F					GND	HSK	GPI						
2	Pin(P	ω	σ						_							S	00						Ν	7						

r non-seminativi implementations #EA-530 uses V11 differentialy for DSR (CQ and DTR (CD) signals; EA-530-A-uses singleended V10 for DSR and DTR and adds Risignal on pin 22

SP508E\_101\_013020

#### **ORDERING INFORMATION**<sup>(1)</sup>

PART NUMBER	TEMPERATURE RANGE	PACKAGE	PACKAGING METHOD	LEAD-FREE <sup>(2)</sup>			
SP508ECF-L	0°C to 70°C	100 Lead LQFP	Tray	Yes			
SP508EEF-L	-40°C to 85°C	100 Lead LQFP	Tray	Yes			

NOTES.

1. Refer to http://www.maxlinear.com/SP508E for most up-to-date Ordering Information.

2. Visit www.maxlinear.com for additional information on Environmental Rating.

#### **REVISION HISTORY**

DATE	REVISION	DESCRIPTION
07/24/12	1.0.0	Production Release
01/30/20	1.0.1	Update to MaxLinear logo. Update ordering information.



MaxLinear, Inc. 5966 La Place Court. Suite 100 Carlsbad, CA 92008 760.444.8598 f. www.maxlinear.com

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the respon-sibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

Maxlinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering sub-ject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, and any MaxLinear trademarks, MxL, Full-Spectrum Capture, FSC, G.now, AirPHY and the MaxLinear, the MaxLinear logo and any MaxLinear data finance, in the operation of policy, one of MaxLinear's sold, are all trademarks of MaxLinear, inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.

© 2012 - 2020 MaxLinear, Inc. All rights reserved.