

25-Bit Configurable Registered Buffer for DDR2

Recommended Application:

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS97ULP877
- Ideal for DDR2 400 and 533

Product Features:

- 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality
- Supports SSTL_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on CSR# and RESET# inputs
- Low voltage operation V_{DD} = 1.7V to 1.9V
- Available in 96 BGA package
- Drop-in replacement for ICSSSTUF32864
- Green packages available

Functionality Truth Table

	Inputs						Outputs	
RST#	DCS#	CSR#	СК	CK#	Dn, DODT, DCKE	Qn	QCS#	QODT, QCKE
Н	L	L	+	+	L	L	L	L
н	L	L	4	+	Н	Н	L	н
н	L	L	L or H	L or H	х	Q ₀	Q ₀	Q ₀
н	L	Н	≜	+	L	L	L	L
н	L	Н	≜	+	Н	Н	L	н
н	L	Н	L or H	L or H	Х	Q ₀	Q ₀	Q ₀
Н	Н	L	4	+	L	L	Н	L
Н	Н	L	4	+	Н	Н	н	Н
Н	Н	L	L or H	L or H	х	Q ₀	Q ₀	Q ₀
н	Н	Н	4	+	L	Q ₀	H	L
Н	Н	Н	4	ŧ	Н	Q ₀	Н	Н
Н	Н	Н	L or H	L or H	Х	Q ₀	Q ₀	Q ₀
L	X or Floating	L	L	L				

Pin Configuration

	1	2	3	4	5	6
A	0	0	0	0	0	0
в	0	0	0	0	0	0
с	0	0	0	0	0	0
D	0	0	0	0	0	0
Е	0	0	0	0	0	0
F	0	0	0	0	0	0
G	0	0	0	0	0	0
н	0	0	0	0	0	0
J	0	0	0	0	0	0
к	0	0	0	0	0	0
L	0	0	0	0	0	0
м	0	0	0	0	0	0
Ν	0	0	0	0	0	0
Р	0	0	0	0	0	0
R	0	0	0	0	0	0
т	0	0	0	0	0	0
		-	-	-	-	-

96 Ball BGA (Top View)



Ball Assignments

А	DCKE	PPO	V _{REF}	V _{DD}	QCKE	NC		
В	D2	D15	GND	GND	Q2	Q15		
С	D3	D16	V _{DD}	V _{DD}	Q3	Q16		
D	DODT	QERR#	GND	GND	QODT	NC		
Е	D5	D17	V _{DD}	V _{DD}	Q5	Q17		
F	D6	D18	GND	GND	Q6	Q18		
G	PAR_IN	RST#	V _{DD}	V _{DD}	C1	C0		
н	СК	DCS#	GND	GND	QCS#	NC		
J	CK#	CSR#	V _{DD}	V _{DD}	ZOH	ZOL		
к	D8	D19	GND	GND	Q8	Q19		
L	D9	D20	V _{DD}	V _{DD}	Q9	Q20		
М	D10	D21	GND	GND	Q10	Q21		
Ν	D11	D22	V _{DD}	V _{DD}	Q11	Q22		
Ρ	D12	D23	GND	GND	Q12	Q23		
R	D13	D24	V _{DD}	V _{DD}	Q13	Q24		
Т	D14	D25	V _{REF}	V _{DD}	Q14	Q25		
	1	2	3	4	5	6		
	C0 = 0, C1 = 0							

25 bit 1:1 Register

А	DCKE	PPO	V _{REF}	V _{DD}	QCKEA	QCKEB
в	D2	NC	GND	GND	Q2A	Q2B
С	D3	NC	V _{DD}	V _{DD}	Q3A	Q3B
D	DODT	QERR#	GND	GND	QODTA	QODTB
Е	D5	NC	V _{DD}	V _{DD}	Q5A	Q5B
F	D6	NC	GND	GND	Q6A	Q6B
G	PAR_IN	RST#	V _{DD}	V _{DD}	C1	C0
н	СК	DCS#	GND	GND	QCSA#	QCSB#
J	CK#	CSR#	V _{DD}	V _{DD}	ZOH	ZOL
к	D8	NC	GND	GND	Q8A	Q8B
L	D9	NC	V _{DD}	V _{DD}	Q9A	Q9B
М	D10	NC	GND	GND	Q10A	Q10B
Ν	D11	NC	V _{DD}	V _{DD}	Q11A	Q11B
Ρ	D12	NC	GND	GND	Q12A	Q12B
R	D13	NC	V _{DD}	V _{DD}	Q13A	Q13B
т	D14	NC	VREF	V _{DD}	Q14A	Q14B
	1	2	3	4	5	6
F	Register A (C0 = 0, C1 = 1)					

А	D1	PPO	V _{REF}	V _{DD}	Q1A	Q1B
В	D2	NC	GND	GND	Q2A	Q2B
С	D3	NC	V _{DD}	V _{DD}	Q3A	Q3B
D	D4	QERR#	GND	GND	Q4A	Q4B
Е	D5	NC	V _{DD}	V _{DD}	Q5A	Q5B
F	D6	NC	GND	GND	Q6A	Q6B
G	PAR_IN	RST#	V _{DD}	V _{DD}	C1	C0
Н	СК	DCS#	GND	GND	QCSA#	QCSB#
J	CK#	CSR#	V _{DD}	V _{DD}	ZOH	ZOL
К	D8	NC	GND	GND	Q8A	Q8B
L	D9	NC	V _{DD}	V _{DD}	Q9A	Q9B
М	D10	NC	GND	GND	Q10A	Q10B
Ν	DODT	NC	V _{DD}	V _{DD}	QODTA	QODTB
Ρ	D12	NC	GND	GND	Q12A	Q12B
R	D13	NC	V _{DD}	V _{DD}	Q13A	Q13B
Т	DCKE	NC	V _{REF}	V _{DD}	QCKEA	QCKEB
	1	2	3	4	5	6
F	Regis	ster	B (C	0 = 1	, C1	= 1)

14 bit 1:2 Registers



General Description

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. **ICSSSTUF32866E** operates from a differential clock (CK and CK#). Data are registered at the crossing of CK going high, and CK# going low.

The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).

A - Pair Configuration ($CO_1 = 0$, $CI_1 = 1$ and $CO_2 = 0$, $CI_2 = 1$)

Parity that arrives one cycle after the data input to which it applies is checked on the PAR_IN of the first register. The second register produces to PPO and QERR# signals. The QERR# of the first register is left floating. The valid error information is latched on the QERR# output of the second register. If an error occurs QERR# is latched low for two cycles or until Reset# is low.

B - Single Configuration (CO = 0, C1 = 0)

The device supports low-power standby operation. When the reset input (RST#) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RST# is low all registers are reset, and all outputs are forced low. The LVCMOS RST# and Cn inputs must always be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied, RST# must be held in the low state during power up.

In the DDR-II RDIMM application, RST# is specified to be completely asynchronous with respect to CK and CK#. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RST# until the input receivers are fully enabled, the design of the **ICSSSTUF32866E** must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The device monitors both DCS# and CSR# inputs and will gate the Qn outputs from changing states when both DCS# and CSR# inputs are high. If either DCS# or CSR# input is low, the Qn outputs will function normally. The RST input has priority over the DCS# and CSR# control and will force the outputs low. If the DCS#-control functionality is not desired, then the CSR# input can be hardwired to ground, in which case, the setup-time requirement for DCS# would be the same as for the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).

	Inputs							tputs
Rst#	DCS#	CSR#	СК	CK# Sum of Inputs = H (D1 - D25) PAR_IN		ΡΡΟ	QERR#	
Н	L	Х	1	\rightarrow	Even	L	L	Н
Н	L	Х	\leftarrow	\rightarrow	Odd	L	H	L
Н	L	Х	\leftarrow	\downarrow	Even	Н	H	L
Н	L	Х	\uparrow	\downarrow	Odd	Н	L	Н
Н	Н	L	\uparrow	\downarrow	Even	L	L	Н
Н	Н	L	1	\downarrow	Odd	Н	H	L
Н	Н	Н	\uparrow	\downarrow	Х	Х	PPO ₀	QERR ₀ #
Н	Х	Х	L or H	L or H	Х	Х	PPO ₀	QERR ₀ #
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	L	н

Parity and Standby Functionality Truth Table

1. CO = 0 and CI = 0, Data inputs are D2, D3, D5, D6, D8 - D25.

CO = 0 and CI = 1, Data inputs are D2, D3, D5, D6, D8 - D14

CO = 1 and CI = I, Data inputs are D1 - D6, D8 - D10, D12, D13

2. PAR_IN arrives one clock cycle after the data to which it applies when CO = 0.

3. PAR_IN arrives two clock cycles after the data to which it applies when CO = 1.

4. Assume QERR# is high at the CK \uparrow and CK# \downarrow crossing. If QERR# is low it stays latched low for two

clock cycles on until Rst# is low.



Ball Assignment

Terminal Name	Description	Electrical Characteristics
GND	Ground	Ground input
V _{DD}	Power supply voltage	1.8V nominal
V _{REF}	Input reference voltage	0.9V nominal
Z _{OH}	Reserved for future use	Input
Z _{OL}	Reserved for future use	Input
CK	Positive master clock input	Differential input
CK	Negative master clock input	Differential input
C0, C1	Configuration control inputs	LVCMOS inputs
RST#	Asynchronous reset input - resets registers and disables $V_{\mbox{\tiny REF}}$ data and clock differential-input receivers	LVCMOS input
CSR#, DCS#	Chip select inputs - disables D1 - D24 outputs switching when both inputs are high	SSTL_18 input
D1 - D25	Data input - clock in on the crossing of the rising edge of CK and the falling edge of CK#	SSTL_18 input
DODT	The outputs of this register bit will not be suspended by the DCS# and CSR# control	SSTL_18 input
DCKE	The outputs of this register bit will now be suspended by the DCS# and CSR# control	SSTL_18 input
Q1 - Q25	Data ouputs that are suspended by the DCS# and CSR# control	1.8V CMOS
QCS#	Data output that will not be suspended by the DCS# and CSR# control	1.8V CMOS
QODT	Data output that will not be suspended by the DCS# and CSR# control	1.8V CMOS
QCKE	Data output that will not be suspended by the DCS# and CSR# control	1.8V CMOS
PPO	Partial parity out indicates off parity of inputs D1 - D25.	1.8V CMOS
PAR_IN	Parity input arrives one clock cycle after the corresponding data input	SSTL_18 input
QERR#	Output error bit-generated one clock cycle after the corresponding data output	Open drain output



Block Diagram for 1:1 mode (positive logic)





Block Diagram for 1:2 mode (positive logic)





2. Device standard (cont'd) 2.6 Logic diagram (cont'd)







2. Device standard (cont'd) 2.6 Logic diagram (cont'd)







2. Device standard (cont'd) 2.6 Logic diagram (cont'd)







2.7 Register timing



Figure 9 — Timing diagram for SSTU32866 used as a single device; C0=0, C1=0; RST# Switches from L to H

- [†] After RST# is switched from low to high, all data and PAR_IN inputs signals must be set and held low for a minimum time of t_{ACT} max, to avoid false error.
- [‡] If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse.



2. Device standard (cont'd) 2.7 Register timing (cont'd)



Figure 10 — Timing diagram for SSTU32866 used as a single device; C0=0, C1=0; RST# being held high

If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse. If an error occurs and the QERR# output is driven low, it stays latched low for a minimum of two clock cycles or until RST# is driven low.

1038B---05/03/05

ŧ



2.7 Register timing (cont'd)





†

After RST# is switched from high to low, all data and clock inputs signals must be set and held at valid logic levels (not floating) for a minimum time of t_{INACT} max



2.7 Register timing (cont'd)



Figure 12 — Timing diagram for the first SSTU32866 (1:2 register-A configuration) device used in pair; C0=0, C1=1; RST# switches from L to H

- [†] After RST# is switched from low to high, all data and PAR_IN inputs signals must de set and held low for a minimum time of t_{ACT} max, to avoid false error.
- If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+1 clock pulse, and it will be valid on the n+2 clock pulse.



2.7 Register timing (cont'd)



Figure 13 — Timing diagram for the first SSTU32866 (1:2 register-A configuration) dedvice used in pair; C0=0, C1=1; RST# being held high

† If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+1 clock pulse, and it will be valid on the n+2 clock pulse. If an error occurs and the QERR# output is driven low, it stays latched low for a minimum of two clock cycles or until RST# is driven low.



2.7 Register timing (cont'd)



Figure 14 — Timing diagram for the first SSTU32866 (1:2 register-A configuration) device used in pair; C0=0, C1=1; RST# switches from H to L

ŧ

After RST# is switched from high to low, all data and clock inputs signals must be held at valid logic levels (not floating) for a minimum time of t_{INACT} max



2.7 Register timing (cont'd)



Figure 15 — Timing diagram for the second SSTU32866 (1:2 register-B configuration) device used in pair; C0=1, C1=1; RST# switches from L to H

- [†] After RST# switched from low to high, all data and PAR_IN inputs signal must be set and held low for a minimum time of t_{ACT} max, to avoid false error.
- ‡ PAR_IN is driven from PPO of the first SSTU32866 device.
- § If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse.



2.7 Register timing (cont'd)



Figure 16 — Timing diagram for the second SSTU32866 (1:2 register-B configuration) device used in pair; C0 = 1, C1 = 1; RST# being held high

† PAR_IN is driven from PPO of the first SSTU32866 device

If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse. If an error occurs and the QERR# output is driven low, it stays latched low for a minimum of two clock cycles or until RST# is driven low.



2.7 Register timing (cont'd)



Figure 17 — Timing diagram for the second SSTU32866 (1:2 register-B configuration) device used in pair; C0 = 1, C1 = 1; RST# switches from H to L

After RST# is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) fo a minimum time of t_{INACT} max



* Register Configurations

DATA INPUT: DATA OUTPUT:		со	CI
D2, D3, D5, D6, D8 - D25	D2, D3, D5, D6, D8 - D25	0	0
D2, D3, D5, D6, D8 - D14	D2, D3, D5, D6, D8 - D14	0	1
D1 - D6, D8 - D10, D12, D13	D1 - D6, D8 - D10, D12, D13	1	1



Absolute Maximum Ratings

Storage Temperature	-65°C to +150°C
Supply Voltage	
Input Voltage ^{1,2}	-0.5V to +2.5V
Output Voltage ^{1,2}	-0.5V to VDD + 0.5V
Input Clamp Current	
Output Clamp Current	±50mA
Continuous Output Current	±50mA
VDD or GND Current/Pin	±100mA
Package Thermal Impedance ³	36°C

Notes:

- 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
- This value is limited to 2.5V maximum.
 The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

PARAMETER	DESCRIPTION		MIN	TYP	MAX	UNITS
V _{DDQ}	I/O Supply Voltage		1.7	1.8	1.9	
V _{REF}	Reference Voltage		$0.49 \times V_{DD}$	$0.5 \times V_{DD}$	0.51 x V _{DD}	
Vπ	Termination Voltage		V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
VI	Input Voltage		0			
V _{IH (DC)}	DC Input High Voltage		V _{REF} + 0.125			
V _{IH (AC)}	AC Input High Voltage	Data Innuta	V _{REF} + 0.250			v
V _{IL (DC)}	DC Input Low Voltage				V _{REF} - 0.125	v
V _{IL (AC)}	AC Input Low Voltage				V _{REF} - 0.250	
V _{IH}	Input High Voltage Level	RST#	$0.65 \times V_{DDQ}$			
V _{IL}	Input Low Voltage Level	1001#			$0.35 \times V_{DDQ}$	
V _{ICR}	Common mode Input Range		0.675		1.125	
V _{ID}	Differential Input Voltage		0.600			
I _{OH}	High-Level Output Current				-8	m۸
I _{OL}	Low-Level Output Current				8	mA
T _A	Operating Free-Air Temperatu	re	0		70	°C

Recommended Operating Conditions

¹Guaranteed by design, not 100% tested in production.

Note: Rst# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless Rst# is low.



Electrical Characteristics - DC

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 1.8 + /-0.1V$ (unless otherwise stated)

SYMBOL	PARAMETERS	CONDITIONS		V _{DD}	MIN	TYP	MAX	UNITS
VIK		I _I = -18mA					-1.2	
V _{OH}		I _{OH} = -6mA		1.7V	1.2			V
V _{OL}		I _{OL} = 6mA		1.7V			0.5	
l _l	All Inputs	$V_{I} = V_{DD}$ or GND		1.9V	-5		5	μA
	Standby (Static)	RESET# = GND					100	μA
I _{DD}	Operating (Static)	$V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)},$ RESET# = V_{DD}		1.9V		40		mA
	Dynamic operating (clock only)	$\begin{split} &\text{RESET\#} = V_{\text{DD}}, \\ &V_{\text{I}} = V_{\text{IH}(\text{AC})} \text{ or } V_{\text{IL}(\text{AC})}, \\ &\text{CLK and CLK\# switching} \\ &50\% \text{ duty cycle.} \end{split}$	I _O = 0			39		µ/clock MHz
I _{DDD}	Dynamic Operating (per each data input) 1:1 mode	$\begin{split} \text{RESET\#} &= V_{\text{DD}}, \\ \text{V}_{\text{I}} &= V_{\text{IH}(\text{AC})} \text{ or } V_{\text{IL} (\text{AC})}, \\ \text{CLK and CLK\# switching} \\ \text{50\% duty cycle. One data} \end{split}$	10 - 0	1.8V		19		µA/ clock
	Dynamic Operating (per each data input) 1:2 mode	input switching at half clock frequency, 50% duty cycle				35		MHz/data
	Data Inputs	V _I = V _{REF} ±350mV			2.5		3.5	pF
Ci	CLK and CLK#	$V_{ICR} = 1.25V, V_{I(PP)} = 360mV$			2		3	М
	RESET#	$V_{I} = V_{DD}$ or GND				2.5		

Notes:

1 - Guaranteed by design, not 100% tested in production.

Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range (See figure 7)

PARAMETER	V _{DD} = 1.8	3V ± 0.1V	UNIT
PARAIVIETER	MIN	MAX	UNIT
dV/dt_r	1	4	V/ns
dV/dt_f	1	4	V/ns
dV/dt_≅ ¹		1	V/ns

1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)





Timing Requirements

(over recommended operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETERS		$V_{DD} = 1.8V \pm 0.1V$		UNITS
STMBOL	PARAMETERS		MIN	MAX	
f _{clock}	Clock frequency		-	270	MHz
tw	Pulse duration, CK, CK HIGH or LOW		1	-	ns
t _{ACT}	Differential inputs active time (See Notes 1 and 2)		-	10	ns
t _{INACT}	Differential inputs inactive time (See Notes 1 and 3)		-	15	ns
t _{su}	Setup time	DSR# before CK↑, CK#↓, CSR# high	0.7		ns
t _{su}	Setup time	CSR# before CK↑, CK#↓, DCS# high	0.7		ns
t _{su}	Setup time	DCS# before CK↑, CK#↓, CSR# low	0.5		ns
t _{su}	Setup time	DODT, DCKE and data before CK \uparrow , CK# \downarrow	0.5		ns
t _{su}	Setup time	PAR_IN before CK \uparrow , CK# \downarrow	0.5		ns
t _H	Hold time	DCS#, DODT, DCKE and Q after CK↑, CK#↓	0.50		ns
-11	Hold time	PAR_IN after CK↑, CK#↓	0.50		ns

Notes: 1 - Guaranteed by design, not 100% tested in production.

2 - For data signal input slew rate of 1V/ns.

3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.

4 - CLK/CLK# signal input slew rate of 1V/ns.

Switching Characteristics

(over recommended operating free-air temperature range, unless otherwise noted)

Symbol	Parameter	Measurement Conditions	MIN	МАХ	Units
fmax	Max input clock frequency		270		MHz
t _{PDM}	Propagation delay, single bit switching	CK↑ to CK#↓QN	1.41	2.15	ns
t _{PD}	Propagation delay	CK↑ to CK#↓to PPO	0.5	1.8	ns
t _{LH}	Low to High propagation delay	CK↑ to CK#↓to QERR#	1.2	3	ns
t _{HL}	High to low propagation delay	CK↑ to CK#↓to QERR#	1	2.4	ns
t _{PDMSS}	Propagation delay simultaneous switching	CK↑ to CK#↓QN	-	2.35	ns
t _{PHL}	High to low propagation delay	Rst#↓ to QN↓		3	ns
t _{PHL}	High to low propagation delay	Rst#↓ to PPO↓		3	ns
t _{PLH}	Low to High propagation delay	Rst#↓ to QERR#↑		3	ns

2. Guaranteed by design, not 100% tested in production.







- Notes: 1. CL incluces probe and jig capacitance.
 - 2. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and Io = 0mA.
 - 3. All input pulses are supplied by generators having the following chareacteristics: PRR \leq 10 MHz, Zo=50 Ω , input slew rate = 1 V/ns ±20% (unless otherwise specified).
 - 4. The outputs are measured one at a time with one transition per measurement.
 - 5. $V_{REF} = V_{DD}/2$
 - 6. VIH = VREF + 250 mV (ac voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
 - 7. VIL = VREF 250 mV (ac voltage levels) for differential inputs. VIL = GND for LVCMOS input.
 - 8. $V_{ID} = 600 \text{ mV}$
 - 9. t_{PLH} and t_{PHL} are the same as t_{PDM} .





VOLTAGE WAVEFORMS - HIGH-TO-LOW SLEW-RATE MEASUREMENT



LOAD CIRCUIT - LOW-TO-HIGH SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS - LOW-TO-HIGH SLEW-RATE MEASUREMENT



Notes: 1. C_L includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Z₀ = 50 Ω , input slew rate = 1 V/ns ±20% (unless otherwise specified).



3 Test circuits and switching waveforms (cont'd)

3.3 Error output load circuit and voltage measurement information (V_{DD} = 1.8 V ± 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz; $Z_0 = 50\Omega$; input slew rate = 1 V/ns ± 20%, unless otherwise specified.



LOAD CIRCUIT - HIGH-TO-LOW SLEW-RATE MEASUREMENT







Figure 29 — Voltage waveforms, open-drain output low-to-high transition time with respect to reset input



Figure 30 — Voltage waveforms, open-drain output high-to-low transition time with respect to clock inputs



Figure 31 — Voltage waveforms, open-drain output low-to-high transition time with respect to clock inputs



3 Test circuits and switching waveforms (cont'd)

3.4 Partial-parity-out load circuit and voltage measurement information (V_{DD} = 1.8 V ± 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; $Z_0 = 50\Omega$; input slew rate = 1 V/ns ± 20%, unless otherwise specified.



(1) C_L includes probe and jig capacitance.

Figure 32 — Partial-parity-out load circuit,



$$\begin{split} V_{TT} &= V_{DD}/2 \\ t_{PLH} \text{ and } t_{PHL} \text{ are the same as } t_{PD}. \\ V_{I(PP)} &= 600 \text{ mV} \end{split}$$

Figure 33 — Partial-parity-out voltage waveforms; propagation delay times with respect to clock inputs



 $V_{TT} = V_{DD}/2$

 t_{PLH} and t_{PHL} are the same as t_{PD} .

 $V_{IH} = V_{REF} + 250 \text{ mV}$ (AC voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVCMOS inputs.

 $V_{IL} = V_{REF} - 250 \text{ mV}$ (AC voltage levels) for differential inputs. $V_{IL} = V_{DD}$ for LVCMOS inputs.

Figure 34 — Partial-parity-out voltage waveforms; propagation delay times with respect to reset input





ALL DIMENSIONS IN MILLIMETERS

10-0055C

				BALL GRID		Max.			REF. DIMENSIONS	
D	E	Т	е	HORIZ	VERT	TOTAL	d	h	b	С
		Min/Max					Min/Max	Min/Max		
16.00 Bsc	5.50 Bsc	1.30/1.50	0.80 Bsc	6	19	114	0.40/0.50	0.31/0.41	0.80	0.75
13.50 Bsc	5.50 Bsc	1.30/1.50	0.80 Bsc	6	16	96	0.40/0.50	0.25/0.41	0.75	0.75
7.00 Bsc	4.50 Bsc	0.86/1.00	0.65 Bsc	6	10	60	0.35/0.45	0.15/0.21	0.575	0.625

Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

* Source Ref.: JEDEC Publication 95, MO-205

Ordering Information

