Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies

High-Performance Silicon-Gate CMOS

The MC74VHC4316 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from V_{CC} to V_{EE}).

The VHC4316 is similar in function to the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances ($R_{\rm ON}$) are much more linear over input voltage than $R_{\rm ON}$ of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be $V_{\rm CC}$ and $V_{\rm CC}$ and $V_{\rm CC}$ while the switch is passing signals ranging between $V_{\rm CC}$ and $V_{\rm CC}$. When the Enable pin (active–low) is high, all four analog switches are turned off.

Features

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power–Supply Voltage Range ($V_{CC} V_{EE}$) = 2.0 to 12.0 V
- Digital (Control) Power–Supply Voltage Range $(V_{CC} GND) = 2.0 \text{ V}$ to 6.0 V, Independent of V_{EE}
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

WL, L = Wafer Lot Y = Year


WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHC4316DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74VHC4316DR2G	SOIC-16 (Pb-Free)	2500/Tape&Reel
MC74VHC4316DTG	TSSOP16 (Pb-Free)	96 Units / Rail
MC74VHC4316DTR2G	TSSOP16 (Pb-Free)	2500/Tape&Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



FUNCTION TABLE

Inpu	State of Analog	
Enable	On/Off Control	Switch
L L H	H L X	On Off Off

X = Don't Care.

Figure 1. Pin Assignment




Figure 2. Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	, , , ,	Ref. to GND) (Ref. to V _{EE})	- 0.5 to + 7.0 - 0.5 to + 14.0	V
V _{EE}	Negative DC Supply Voltage (Ref. to GN	ND)	- 7.0 to + 0.5	V
V _{IS}	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} + 0.5	V	
V _{in}	DC Input Voltage (Ref. to GND)		$-$ 0.5 to V $_{CC}$ + 0.5	V
I	DC Current Into or Out of Any Pin		± 25	mA
P _D	•	IC Package* DP Package*	500 450	mW
T _{stg}	Storage Temperature		- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for (SOIC or TSSO		260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Positive DC Supply Voltage (Ref. to GND)	2.0	6.0	V
V _{EE}	Negative DC Supply Voltage (Ref. to GND)	- 6.0	GND	V
V _{IS}	Analog Input Voltage	V _{EE}	V _{CC}	V
V _{in}	Digital Input Voltage (Ref. to GND)	GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch	-	1.2	V
T _A	Operating Temperature, All Package Types	– 55	+ 125	°C
t _r , t _f		0 0 0	1000 600 500 400	ns

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $V_{\rm CC}$). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

^{*}Derating - SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) V_{EE} = GND Except Where Noted

				Gu	Guaranteed Lim		
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Voltage, Control or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low-Level Voltage, Control or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
I _{in}	Maximum Input Leakage Current, Control or Enable Inputs	$V_{in} = V_{CC}$ or GND $V_{EE} = -6.0 \text{ V}$	6.0	± 0.1	± 1.0	± 1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	$\begin{aligned} V_{in} &= V_{CC} \text{ or GND} \\ V_{IO} &= 0 \text{ V} & V_{EE} &= GNE \\ & V_{EE} &= -6.0 \end{aligned}$		2 4	20 40	40 160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to V_{EE})

					Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	V _{EE}	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ to } V_{EE} \\ &I_{S} \leq 2.0 \text{ mA} \end{aligned}$	2.0* 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	- 160 90 90	- 200 110 110	- 240 130 130	Ω
		$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or V_{EE} (Endpoints) $I_{S} \le 2.0$ mA	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	- 90 70 70	- 115 90 90	- 140 105 105	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \; (V_{CC} - V_{EE}) \\ &I_{S} \leq 2.0 \; \text{mA} \end{aligned}$	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	- 20 15 15	- 25 20 20	- 30 25 25	Ω
I _{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{\text{in}} = V_{\text{IL}}$ $V_{\text{IO}} = V_{\text{CC}}$ or V_{EE} Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μΑ
I _{on}	Maximum On-Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or V_{EE} (Figure 4)	6.0	- 6.0	0.1	0.5	1.0	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

^{*}At supply voltage (V_{CC} – V_{EE}) approaching 2.0 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Control or Enable t_r = t_f = 6 ns, V_{EE} = GND)

			Gu	aranteed Li	mit	
Symbol	Parameter	v _{cc} v	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 6.0	40 6 5	50 8 7	60 9 8	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	130 40 30	160 50 40	200 60 50	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	140 40 30	175 50 40	250 60 50	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs	_	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough		35 1.0	35 1.0	35 1.0	

^{1.} For propagation delays with loads other than 50 pF, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

^{2.} Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

			Typical @ 25°C, V _{CC} = 5.0 V	
	C_{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF
_				

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$. For load considerations, see Chapter 2of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	V _{CC} V	V _{EE} V	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{array}{ll} f_{in} = 1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{in} \text{ Frequency Until dB Meter} \\ \text{Reads} - 3 \text{ dB} \\ \text{R}_{L} = 50 \Omega, C_{L} = 10 \text{ pF} \end{array}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
-	Off–Channel Feedthrough Isolation (Figure 6)	$\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_L = 600 \ \Omega, \text{ C}_L = 50 \text{ pF} \\ f_{in} &= 1.0 \text{ MHz}, \text{ R}_L = 50 \ \Omega, \text{ C}_L = 10 \text{ pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	- 2.25 - 4.50 - 6.00 - 2.25 - 4.50 - 6.00	- 50 - 50 - 50 - 40 - 40 - 40	dΒ
-	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{split} V_{in} &\leq \text{1 MHz Square Wave } (t_r = t_f = 6 \text{ ns}) \\ \text{Adjust } R_L \text{ at Setup so that } I_S = 0 \text{ A} \\ R_L &= 600 \ \Omega, \ C_L = 50 \text{ pF} \\ R_L &= 10 \text{ k}\Omega, \ C_L = 10 \text{ pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	- 2.25 - 4.50 - 6.00 - 2.25 - 4.50 - 6.00	60 130 200 30 65 100	mV _{PP}
-	Crosstalk Between Any Two Switches (Figure 12)	$\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \\ f_{in} &= 1.0 \text{ MHz}, \text{ R}_{L} = 50 \ \Omega, \text{ C}_{L} = 10 \text{ pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	- 2.25 - 4.50 - 6.00 - 2.25 - 4.50 - 6.00	- 70 - 70 - 70 - 80 - 80 - 80	dB
THD	Total Harmonic Distortion (Figure 14)	$\begin{split} f_{in} = 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF} \\ \text{THD} = \text{THD}_{Measured} - \text{THD}_{Source} \\ V_{IS} = 4.0 \text{ Vpp sine wave} \\ V_{IS} = 8.0 \text{ Vpp sine wave} \\ V_{IS} = 11.0 \text{ Vpp sine wave} \end{split}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	0.10 0.06 0.04	%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1. On Resistance Test Set-Up




Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 3. Maximum On Channel Leakage Current, Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 4. Maximum On-Channel Bandwidth Test Set-Up



*Includes all probe and jig capacitance.

Figure 5. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 6. Feedthrough Noise, Control to Analog Out, Test Set-Up






Figure 7. Propagation Delays, Analog In to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 8. Propagation Delay Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 10. Propagation Delay Test Set-Up




Figure 12. Power Dissipation Capacitance
Test Set-Up






Figure 9. Propagation Delay, ON/OFF Control to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 11. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



^{*}Includes all probe and jig capacitance.

Figure 13. Total Harmonic Distortion, Test Set-Up

APPLICATIONS INFORMATION




Figure 14. Plot, Harmonic Distortion

The Enable and Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or V_{EE} through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In the example below, the difference between V_{CC} and V_{EE} is 12 V.

Therefore, using the configuration in Figure 15, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 16. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MOSORBs (MOSORB is an acronym for high current surge protectors). MOSORBs are fast turn-on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 15.




Figure 16. Transient Suppressor Application




Figure 17. LSTTL/NMOS to HCMOS Interface




Figure 18. Switching a 0-to-12 V Signal Using a Single Power Supply (GND ≠ 0 V)





Figure 19. 4-Input Multiplexer

Figure 20. Sample/Hold Amplifier

MOSORB is a trademark of Semiconductor Components Industries, LLC (SCILLC).

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

2. 3.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE	2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE ANODE NO CONNECTION ANODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	2. 3. 4. 5. 6. 7. 8. 9. 10.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #2 COLLECTOR, #3	STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COLLECTOR, #1 COLLECTOR, #2 COLLECTOR, #3 COLLECTOR, #3 COLLECTOR, #4 COLLECTOR, #4 BASE, #4 EMITTER, #4 BASE, #3		
14.	COLLECTOR		NO CONNECTION	14.		14.		SOLDERING	FOOTPRINT
15.	EMITTER		ANODE	15.		15.		8)	(
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	6.4	
STYLE 5: PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, DYE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	STYLE 6: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE	STYLE 7: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	SOURCE N-CH COMMON DRAIN (OUTPU' GATE P-CH COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' COMMON DRAIN (OUTPU' SOURCE P-CH SOURCE P-CH	T) T) T)	1 0.	6X 1 1 1 1 1 1 1 1 1 1	16
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	T)			
11.	GATE, #3	11.		11.	COMMON DRAIN (OUTPUT				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				1.07
13.	GATE, #2	13.	ANODE	13.	GATE N-CH				
14.	SOURCE, #2	14.		14.	COMMON DRAIN (OUTPUT				↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT	T)			+
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH			8	9 + - + + + + + + + + + + + + + + + + +

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16		PAGE 1 OF 1			

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

☐ 0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006




NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS INC		HES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	.65 BSC 0.026 BSC		BSC
Н	0.18	0.28	0.007	0.011
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	٥°	QΟ	٥°	gο



G



GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative