# 3.3 V Zero Delay Clock Buffer

The NB2305A is a versatile, 3.3 V zero delay buffer designed to distribute high–speed clocks. It accepts one reference input and drives out five low–skew clocks. It is available in a 8 pin package.

The -1H version of the NB2305A operates at up to 133 MHz, and has higher drive than the -1 devices. All parts have on-chip PLL's that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.

Multiple NB2305A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700 ps.

All outputs have less than 200 ps of cycle–to–cycle jitter. The input and output propagation delay is guaranteed to be less than 350 ps, and the output to output skew is guaranteed to be less than 250 ps.

The NB2305A is available in two different configurations, as shown in the ordering information table. The NB2305AI is the base part. The NB2305AI1H is the high drive version of the -1 and its rise and fall times are much faster than -1 part.

# Features

- 15 MHz to 133 MHz Operating Range, Compatible with CPU and PCI Bus Frequencies
- Zero Input Output Propagation Delay
- Multiple Low-Skew Outputs
- Output–Output Skew Less than 250 ps
- Device–Device Skew Less than 700 ps
- One Input Drives 5 Outputs
- Less than 200 ps Cycle-to-Cycle Jitter is Compatible with Pentium® Based Systems
- Accepts Spread Spectrum Clock at the Input
- Available in 8 Pin, 150 mil SOIC Package and 8 Pin TSSOP 4.4 mm
- 3.3 V Operation, Advanced 0.35 µ CMOS Technology
- Guaranteed Across Commercial and Industrial Temperature Ranges
- These are Pb–Free Devices



# **ON Semiconductor®**

www.onsemi.com



Application Note AND8002/D.

### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.



Figure 1. Block Diagram

Figure 2. Pin Configuration

# Table 1. PIN DESCRIPTION

Pin #	Pin Name	Description
1	REF (Note1)	Input reference frequency, 5 V tolerant input.
2	CLK2 (Note 2)	Buffered clock output.
3	CLK1 (Note 2)	Buffered clock output.
4	GND	Ground.
5	CLK3 (Note 2)	Buffered clock output.
6	V <sub>DD</sub>	3.3 V supply.
7	CLK4 (Note 2)	Buffered clock output.
8	CLKOUT (Note 2)	Buffered clock output, internal feedback on this pin.

Weak pulldown.
 Weak pulldown on all outputs.

# Table 2. MAXIMUM RATINGS

Parameter	Min	Мах	Unit
Supply Voltage to Ground Potential	-0.5	+7.0	V
DC Input Voltage (Except REF)	-0.5	V <sub>DD</sub> + 0.5	V
DC Input Voltage (REF)	-0.5	7.0	V
Storage Temperature	-65	+150	°C
Maximum Soldering Temperature (10 sec)		260	°C
Junction Temperature		150	°C
Static Discharge Voltage (per MIL–STD–883, Method 3015)		>2000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# Table 3. RECOMMENDED OPERATING CONDITIONS FOR INDUSTRIAL TEMPERATURE DEVICES

Parameter	Description		Min	Max	Unit
V <sub>DD</sub>	Supply Voltage		3.0	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	Industrial Commercial	-40 0	85 70	°C
CL	Load Capacitance, below 100 MHz			30	pF
CL	Load Capacitance, from 100 MHz to 133 MHz			10	pF
C <sub>IN</sub>	Input Capacitance			7	pF

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# Table 4. ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = 3.0 V to 3.6 V, GND = 0 V, T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>IL</sub>	Input LOW Voltage (Note 3)			0.8	V
V <sub>IH</sub>	Input HIGH Voltage (Note 3)		2.0		V
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0 V		50	μΑ
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>		100	μΑ
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8 mA (-1) I <sub>OL</sub> = 12 mA (-1H)		0.4	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -8 mA (-1) I <sub>OH</sub> = -12 mA (-1H)	2.4		V
I <sub>DD</sub>	Supply Current (Commercial Temp)	Unloaded outputs at 66.67 MHz, Select inputs at $V_{DD}$		34	mA
I <sub>DD</sub>	Supply Current (Industrial Temp)	Unloaded outputs at 100 MHz 66.67 MHz 33 MHz Select inputs at V <sub>DD</sub> or GND, at Room Temp		50 34 19	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. REF input has a threshold voltage of  $V_{DD}/2$ .

Parameter	Description		Test Conditions	Min	Тур	Max	Unit
1/t <sub>1</sub>	Output Frequency		30 pF load 10 pF load	15 15		100 133	MHz
1/t <sub>1</sub>	Duty Cycle = $(t_2 / t_1) * 100$	(–1, –1H) (–1H)	Measured at 1.4 V, F <sub>OUT</sub> = 66.67 MHz < 50 MHz	40 45	50 50	60 55	%
t <sub>3</sub>	Output Rise Time	(–1) (–1H)	Measured between 0.8 V and 2.0 V			2.5 1.5	ns
t <sub>4</sub>	Output Fall Time	(–1) (–1H)	Measured between 2.0 V and 0.8 V			2.5 1.5	ns
t <sub>5</sub>	Output-to-Output Skew		All outputs equally loaded			250	ps
t <sub>6</sub>	Delay, REF Rising Edge to 0 Rising Edge	CLKOUT	Measured at V <sub>DD</sub> /2		0	±350	ps
t <sub>7</sub>	Device-to-Device Skew		Measured at $V_{DD}/2$ on the CLKOUT pins of the device		0	700	ps
tj	Cycle-to-Cycle Jitter		Measured at 66.67 MHz, loaded outputs			200	ps
t <sub>LOCK</sub>	PLL Lock Time		Stable power supply, valid clock presented on REF pin			1.0	ms

# Table 5. SWITCHING CHARACTERISTICS V<sub>CC</sub> = 3.0 V to 3.6 V, GND = 0 V, T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C (Note 4)

4. All parameters specified with loaded outputs.

# Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input–output delay. For applications requiring zero input–output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs, for obtaining zero–input–output delay.

# SWITCHING WAVEFORMS



Figure 3. Duty Cycle Timing



Figure 4. All Outputs Rise/Fall Time







## Figure 6. Input – Output Propagation Delay



Figure 7. Device – Device Skew

# **TEST CIRCUITS**







Figure 9. Test Circuit #2 For parameter  $t_8$  (output slew rate) on -1H devices

## ORDERING INFORMATION

Device	Marking	Operating Range	Package	Shipping <sup>†</sup>	Availability
NB2305AI1DG	511	Industrial & Commercial	SOIC-8 (Pb-Free)	98 Units / Rail	Now
NB2305AI1DR2G	511	Industrial & Commercial	SOIC-8 (Pb-Free)	2500 Tape & Reel	Now
NB2305AI1HDG	5I1H	Industrial & Commercial	SOIC-8 (Pb-Free)	98 Units / Rail	Now
NB2305AI1HDR2G	5I1H	Industrial & Commercial	SOIC-8 (Pb-Free)	2500 Tape & Reel	Now
NB2305AI1DTG	511	Industrial & Commercial	TSSOP-8 (Pb-Free)	100 Units / Rail	Now
NB2305AI1DTR2G	511	Industrial & Commercial	TSSOP-8 (Pb-Free)	2500 Tape & Reel	Now
NB2305AI1HDTG	5IH	Industrial & Commercial	TSSOP-8 (Pb-Free)	100 Units / Rail	Now
NB2305AI1HDTR2G	5IH	Industrial & Commercial	TSSOP-8 (Pb-Free)	2500 Tape & Reel	Now

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on acidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

SCALE 2:1



**TSSOP-8** CASE 948S-01 ISSUE C

DATE 20 JUN 2008



SECTION N-N





DETAIL E

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- VIMENSIONING AND TOLENANDING FER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH.
- PROTRUSION SHALL NOT EXCEED 0.15
  (0.006) PER SIDE.
  JIMENSION B DOES NOT INCLUDE INTERLEAD
  FLASH OR PROTRUSION. INTERLEAD FLASH OR
  PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
  DED SIDE. PER SIDE
- 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	4.30	4.50	0.169	0.177
С		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.70	0.020	0.028
G	0.65 BSC		0.026	BSC
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
М	0°	8°	0°	8°

### GENERIC **MARKING DIAGRAM\***

С	XXX YWW	
	A •	
	•	

XXX = Specific Device Code А

- = Assembly Location
- = Year

Y

- WW = Work Week
- = Pb-Free Package -

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON00697D	Electronic versions are uncontrolled		
STATUS:	ON SEMICONDUCTOR STANDARD	ADUCTOR STANDARD accessed directly from the Document for versions are uncontrolled except versions		
NEW STANDARD:		"CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-8	F	PAGE 1 OF 2	



# DOCUMENT NUMBER: 98AON00697D

PAGE 2 OF 2

100115		DATE
ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION.	18 APR 2000
А	ADDED MARKING DIAGRAM INFORMATION. REQ. BY V. BASS.	13 JAN 2006
В	CORRECTED MARKING DIAGRAM PIN 1 LOCATION AND MARKING. REQ. BY C. REBELLO.	13 MAR 2006
С	REMOVED EXPOSED PAD VIEW AND DIMENSIONS P AND P1. CORRECTED MARKING INFORMATION. REQ. BY C. REBELLO.	20 JUN 2008

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative