## 74F258A Quad 2-Input Multiplexer with 3-STATE Outputs

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

Features

■ Inverting 3-STATE outputs

The 74F258A is a quad 2-input multiplexer with 3-STATE outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{OE}$ ) input, allowing the outputs to interface directly with bus-oriented systems.

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F258ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

#### Logic Symbols



### Connection Diagram

Multiplexer expansion by tying outputs together



© 2004 Fairchild Semiconductor Corporation DS009508

www.fairchildsemi.com

# 74F258A

#### **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>	
Fin Names	Description	HIGH/LOW		
S	Common Data Select Input	1.0/1.0	20 μA/–0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
I <sub>0a</sub> –I <sub>0d</sub>	Data Inputs from Source 0	1.0/1.0	20 µA/–0.6 mA	
I <sub>1a</sub> –I <sub>1d</sub>	Data Inputs from Source 1	1.0/1.0	20 µA/–0.6 mA	
$\overline{Z}_{a} - \overline{Z}_{d}$	3-STATE Inverting Data Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)	

#### **Truth Table**

Output Enable	Select Input	Data Inputs		Output	
OE	s	I <sub>0</sub>	I <sub>1</sub>	z	
н	х	Х	х	Z	
L	н	Х	L	н	
L	н	Х	н	L	
L	L	L	х	н	
L	L	Н	Х	L	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

#### **Functional Description**

The 74F258A is a quad 2-input multiplexer with 3-STATE outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the  $l_{0x}$  inputs are selected and when Select is HIGH, the  $l_{1x}$  inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The 74F258A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equation for the outputs is shown below:

$$\overline{Z}_n = \overline{OE} \bullet (I_{1n} \bullet S + I_{0n} \bullet \overline{S})$$

When the Output Enable input  $(\overline{\text{OE}})$  is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-STATE devices whose outputs are tied together are designed so there is no overlap.



www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F258A

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Paramete	r	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltag	e			-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = -1 mA	
	Voltage	10% V <sub>CC</sub>	2.4			v	Min	$I_{OH} = -3 \text{ mA}$	
		5% V <sub>CC</sub>	2.7			v	IVIITI	$I_{OH} = -1 \text{ mA}$	
		5% $V_{CC}$	2.7					$I_{OH} = -3 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 24 mA	
I <sub>IH</sub>	Input HIGH				E O	۸	Мох	V 0.7V	
	Current		5.0 μA Max $V_{IN} = 2.7V$ 7.0 μA Max $V_{IN} = 7.0V$ 50 μA Max $V_{OUT} = V_{CC}$	$v_{\rm IN} = 2.7 v$					
I <sub>BVI</sub>	Input HIGH Current				7.0	۸	Мох	V - <b>7</b> 0V	
	Breakdown Test					μΑ	IVIAX	$v_{\rm IN} = 7.0 v$	
I <sub>CEX</sub>	Output HIGH				50		Мох	V – V	
	Leakage Current				50	μΑ	IVIAX	V <sub>OUT</sub> = V <sub>CC</sub>	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded	
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = 2.7V	
I <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$	
I <sub>OS</sub>	Output Short-Circuit Curre	ent	-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$	
I <sub>CCH</sub>	Power Supply Current			6.2	9.5	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			15.1	23	mA	Max	V <sub>O</sub> = LOW	
I <sub>CCZ</sub>	Power Supply Current			11.3	17	mA	Max	V <sub>O</sub> = HIGH Z	

∢
Ø
S
N
ш
4
N

#### AC Electrical Characteristics

Symbol	nbol Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -5^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	2.5		5.3	2.0	7.5	2.0	6.0	ns
t <sub>PHL</sub>	$I_n$ to $\overline{Z}_n$	1.0		4.0	1.0	6.0	1.0	5.0	
t <sub>PLH</sub>	Propagation Delay	3.0		7.5	3.0	9.5	3.0	8.5	20
t <sub>PHL</sub>	S to Z n	2.5		7.0	2.5	9.0	2.5	8.0	ns
t <sub>PZH</sub>	Output Enable Time	2.0		6.0	2.0	8.0	2.0	7.0	
t <sub>PZL</sub>		2.5		7.0	2.5	9.0	2.5	8.0	ns
t <sub>PHZ</sub>	Output Disable Time	2.0		6.0	1.5	7.0	2.0	7.0	
t <sub>PLZ</sub>		2.0		6.0	2.0	8.5	2.0	7.0	

www.fairchildsemi.com

