SEMICONDUCTOR

74ALVC16601

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.

 $\underline{\text{Data}}$ flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}},$ LEBA, CLKBA and $\overline{\text{CLKENBA}}.$

The ALVC16601 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The ALVC16601 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (A to B, B to A)
- 3.4 ns max for 3.0V to 3.6V V_{CC} 4.0 ns max for 2.3V to 2.7V V_{CC}
- 7.0 ns max for 1.65V 1.95V V_{CC}
- Power-down high impedance inputs and outputs

October 2001

Revised October 2001

- Supports live insertion/withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:
 - . Human body model > 2000V Machine model >200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74ALVC16601GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74ALVC16601MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2001 Fairchild Semiconductor Corporation DS500682

74ALVC16601

Pin Assignment for TSSOP OEAB 56 CLKENAB LEAB-55 -CLKAB 2 54 A₁ — В₁ GND -53 -GND Α2 52 -B2 A_3 51 -В₃ 50 -v_{cc} V_{CC} 49 -В4 A A₅ 48 -В₅ 47 -В₆ A₆ 10 GND GND -46 12 45 - B₇ A₇ Α8 13 44 - В₈ — В₉ A_9 14 43 — В₁₀ 15 42 A10 16 41 B₁₁ A₁₁-17 40 B₁₂ A₁₂--GND GND -18 39 19 38 -B₁₃ A13 20 37 -B₁₄ A14 -21 36 -B₁₅ A₁₅ 35 - V_{CC} 22 V_{CC}-34 B₁₆ 23 A₁₆ 33 B₁₇ A₁₇ 24 GND — 32 - GND 25 26 31 — В₁₈ A₁₈ -OEBA -27 30 - CLKBA 29 CLKENBA LEBA 28 Pin Assignment for FBGA 1 2 3 4 5 6 ०००००० < ш 000000 Ο 000000 000000 Δ ш 000000 000000 ш 000000 U

Connection Diagrams

(Top Thru View)

т

000000

000000

Pin Descriptions

Pin Names	Description
OEAB, OEBA	Output Enable Inputs (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
CLKENAB, CLKENBA	Clock Enable Inputs
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	A ₂	A ₁	OEAB	CLKENAB	B ₁	B ₂
В	A ₄	A ₃	LEAB	CLKAB	B ₃	B ₄
С	A ₆	A ₅	V _{CC}	V _{CC}	B_5	B ₆
D	A ₈	A ₇	GND	GND	В ₇	B ₈
E	A ₁₀	A ₉	GND	GND	B ₉	B ₁₀
F	A ₁₂	A ₁₁	GND	GND	В ₁₁	B ₁₂
G	A ₁₄	A ₁₃	V _{CC}	V _{CC}	B ₁₃	B ₁₄
H	A ₁₆	A ₁₅	OEBA	CLKBA	B ₁₅	B ₁₆
J	A ₁₇	A ₁₈	LEBA	CLKENBA	B ₁₈	B ₁₇

Truth Table

(Note 4)

	Inp	uts			Outputs
CLKENAB	OEAB	LEAB	CLKAB	An	B _n
Х	Н	Х	Х	Х	Z
Х	L	н	х	L	L
Х	L	н	х	н	н
н	L	L	х	Х	B ₀ (Note 5)
Н	L	L	х	Х	B ₀ (Note 5)
L	L	L	\uparrow	L	L
L	L	L	\uparrow	н	н
L	L	L	L	Х	B ₀ (Note 5)
L	L	L	н	Х	B ₀ (Note 6)

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



74ALVC16601

Absolute Maximum Ratings(Note 7)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 8)	–0.5V to V _{CC} +0.5V
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating

Conditions (Note 9)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

Note 7: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 8: I_O Absolute Maximum Rating must be observed.

Note 9: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		1.65 -1.95	$0.65 \times V_{CC}$		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
VIL	LOW Level Input Voltage		1.65 -1.95		$0.35 \times V_{CC}$	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \ \mu A$	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		$I_{OL} = 12mA$	2.3		0.7	v
			2.7		0.4	
		I _{OL} = 24 mA	3		0.55	
l _l	Input Leakage Current	$0 \le V_l \le 3.6V$	3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μΑ

AC Electrical Characteristics

Symbol		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$								
	Parameter	C _L = 50 pF			C _L = 30 pF			Units		
Symbol		V $_{CC}$ = 3.3V \pm 0.3V		V _{CC} = 2.7V		V $_{CC}$ = 2.5V \pm 0.2V		V $_{CC}$ = 1.8V \pm 0.15V		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		200		100		ns
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	1.3	3.4	1.5	4.0	1.0	3.5	1.5	7.0	ns
t _{PHL} , t _{PLH}	Propagation Delay CLK to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns
t _S	Setup Time	1.5		1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		1.0		ns

Capacitance

Symbol	Parameter		Conditions	T _A = -	Units	
	Faiallelei		Conditions	v _{cc}	Typical	Units
CIN	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_{L} = 50 \text{ pF}$	3.3	20	pF
				2.5	20	рі

74ALVC16601





