

LM4941 Boomer® Audio Power Amplifier Series 1.25 Watt Fully Differential Audio Power Amplifier With RF Suppression and Shutdown

Check for Samples: LM4941, LM4941SDBD, LM4941TMBD

FEATURES

- Improved RF Suppression, By Up to 20dB **Over Previous Designs in Selected** Applications
- **Fully Differential Amplification**
- Available in Space-Saving DSBGA Package
- **Ultra Low Current Shutdown Mode**
- Can Drive Capacitive Loads up to 100pF
- Improved Pop & Click Circuitry Eliminates Noises During Turn-On and Turn-Off Transitions
- 2.4 5.5V Operation
- No Output Coupling Capacitors, Snubber Networks or Bootstrap Capacitors Required

APPLICATIONS

- **Mobile Phones**
- **PDAs**
- **Portable Electronic Devices**

KEY SPECIFICATIONS

- Improved PSRR at 217Hz 95dB (typ)
- Power Output, $V_{DD} = 5.0V$, $R_L = 8\Omega$, 1% THD+N 1.25W (typ)
- Power Output, $V_{DD} = 3.0V$, $R_L = 8\Omega$, 1% THD+N 430mW (typ)
- Shutdown Current 0.1µA (typ)

DESCRIPTION

The LM4941 is a fully differential audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 1.25 watts of continuous average power to a 8 Ω load with less than 1% distortion (THD+N) from a 5V_{DC} power supply. The LM4941 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for mobile phone and other small form factor applications where minimal PCB space is a primary requirement.

The LM4941 also features proprietary internal circuitry that suppresses the coupling of RF signals into the chip. This is important because certain types of RF signals (such as GSM) can couple into audio amplifiers in such a way that part of the signal is heard through the speaker. The RF suppression circuitry in the LM4941 makes it well-suited for portable applications in which strong RF signals generated by an antenna from or a cellular phone or other portable electronic device may couple audibly into the amplifier.

Other features include a low-power consumption shutdown mode, internal thermal shutdown protection, and advanced pop & click circuitry.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNAS347C-JUNE 2006-REVISED MAY 2013

Typical Application



Figure 1. Typical Audio Amplifier Application Circuit

Connection Diagram



Figure 2. 9-Bump DSBGA - Top View See YFQ0009 Package



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



SNAS347C -JUNE 2006-REVISED MAY 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

	0	
Supply Voltage		6.0V
Storage Temperature		−65°C to +150°C
Input Voltage		-0.3V to V _{DD} +0.3V
Power Dissipation ⁽⁴⁾⁽⁵⁾		Internally Limited
ESD Susceptibility ⁽⁶⁾	2000V	
ESD Susceptibility ⁽⁷⁾		200V
Junction Temperature		150°C
Thermal Resistance	θ _{JA} (TM)	100°C/W
	θ _{JA} (WSON)	71°C/W
Soldering Information		See AN-1187 (SNOA401)

- (1) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} T_A) / θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4941, see power derating curve for additional information.
- (5) Maximum Power Dissipation (P_{DMAX}) in the device occurs at an output power level significantly below full output power. P_{DMAX} can be calculated using Equation 3 shown in the Application section. It may also be obtained from the Power Dissipation graphs.
- (6) Human body model, 100pF discharged through a $1.5k\Omega$ resistor.
- (7) Machine Model, 220pF 240pF discharged through all pins.

Operating Ratings

Temperature Range $T_{MIN} \le T_A \le T_{MAX}$	-40°C ≤ T _A ≤ 85°C
Supply Voltage	$2.4V \le V_{\rm DD} \le 5.5V$

Electrical Characteristics $V_{DD} = 5V^{(1)(2)}$

The following specifications apply for $V_{DD} = 5V$, $A_V = 1V/V$, and 8Ω load unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

0	Demonster	O an dition o	LM4	Units		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)	
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, no load $V_{IN} = 0V$, $R_L = 8\Omega$	1.7 1.7	2.3	mA (max) mA	
I _{SD}	Shutdown Current	V _{SHDN} = GND	0.1	0.8	µA (max)	
P _O Output Power	$THD+N = 1\% \text{ (max); } f = 1 \text{ k}$ $R_{L} = 8\Omega$		1.25	1.15	W (min)	
		THD+N = 10% (max); f = 1 kHz $R_L = 8\Omega$	1.54		W	
THD+N	Total Harmonic Distortion + Noise	P _O = 0.7 W; f = 1kHz	0.04		%	
		$V_{RIPPLE} = 200 m V_{P-P}$ Sine				
PSRR	Power Supply Rejection Ratio	f = 217Hz ⁽⁶⁾	95	80	dB (min)	
		$f = 1 kHz^{(6)}$	90		dB	

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at 25°C and represent the parametric norm.
- (4) Limits are specified to TI's AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) 10Ω terminated input.

Copyright © 2006–2013, Texas Instruments Incorporated



SNAS347C - JUNE 2006 - REVISED MAY 2013

Electrical Characteristics $V_{DD} = 5V^{(1)(2)}$ (continued)

The following specifications apply for V_{DD} = 5V, A_V = 1V/V, and 8 Ω load unless otherwise specified. Limits apply for T_A = 25°C.

Cumhal	Denemoter	Conditions	LM4	Units	
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)
CMRR Common-M	Common Mode Dejection Datio	f = 217Hz, V_{CM} = 200m V_{P-P} Sine	70		dB
	Common-Mode Rejection Ratio	$f = 20Hz-20kHz$, $V_{CM} = 200mV_{pp}$	70		dB
V _{OS}	Output Offset Voltage	$V_{IN} = 0V$	2	6	mV (max)
V _{SDIH}	Shutdown Voltage Input High			1.4	V (min)
V _{SDIL}	Shutdown Voltage Input Low			0.4	V (max)
SNR	Signal-to-Noise Ratio	$P_0 = 1W$, f = 1kHz	108		dB
T _{WU}	Wake-up Time from Shutdown	C _{BYPASS} = 1µF	12		ms

Electrical Characteristics $V_{DD} = 3V^{(1)(2)}$

The following specifications apply for V_{DD} = 3V, A_V = 1V/V, and 8 Ω load unless otherwise specified. Limits apply for T_A = 25°C.

0	Barrantan	O an ditional	LM4	941	Units
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, no load $V_{IN} = 0V$, $R_L = 8\Omega$	1.6 1.6	2.2	mA (max) mA
I _{SD}	Shutdown Current	V _{SHDN} = GND	0.1	0.8	μA (max)
P _O Output Power	THD+N = 1% (max); f = 1 kHz R _L = 8 Ω	0.43		w	
		THD+N = 10% (max); f = 1 kHz $R_L = 8\Omega$	0.54		w
THD+N	Total Harmonic Distortion + Noise	$P_{O} = 0.25W; f = 1kHz$	0.05		%
		$V_{RIPPLE} = 200 mV_{PP}$ Sine			
PSRR	Power Supply Rejection Ratio	f = 217Hz ⁽⁶⁾	95		dB
		$f = 1 kHz^{(6)}$	90		dB
CMRR	Common-Mode Rejection Ratio	f = 217Hz, V_{CM} = 200m V_{PP} Sine	70		dB
V _{OS}	Output Offset Voltage	$V_{IN} = 0V$	2	6	mV (max)
V _{SDIH}	Shutdown Voltage Input High			1.4	V (min)
V _{SDIL}	Shutdown Voltage Input Low			0.4	V (max)
T _{WU}	Wake-up Time from Shutdown	C _{BYPASS} = 1µF	8		ms

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) Typicals are measured at 25°C and represent the parametric norm.

(4) Limits are specified to TI's AOQL (Average Outgoing Quality Level).

(5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.

(6) 10Ω terminated input.

4



SNAS347C -JUNE 2006-REVISED MAY 2013

External Components Description

(Figure 1)

www.ti.com

Components		ts Functional Description							
1. C _S Supply bypass capacitor which provides power supply filtering. Refer to the Power Supply Bypassing section information concerning proper placement and selection of the supply bypass capacitor.									
		Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of External Components, for information concerning proper placement and selection of C_B .							
3.	R _i	Inverting input resistance which sets the closed-loop gain in conjunction with R _F .							
4.	R _F	External feedback resistance which sets the closed-loop gain in conjunction with R _i .							



SNAS347C - JUNE 2006 - REVISED MAY 2013



6

Copyright © 2006–2013, Texas Instruments Incorporated

Product Folder Links: LM4941 LM4941SDBD LM4941TMBD

LM4941, LM4941SDBD, LM4941TMBD

SNAS347C-JUNE 2006-REVISED MAY 2013



Copyright © 2006–2013, Texas Instruments Incorporated

EXAS

INSTRUMENTS

Submit Documentation Feedback



SNAS347C-JUNE 2006-REVISED MAY 2013



8

Copyright © 2006–2013, Texas Instruments Incorporated



SNAS347C -JUNE 2006-REVISED MAY 2013

APPLICATION INFORMATION

OPTIMIZING RF IMMUNITY

The internal circuitry of the LM4941 suppresses the amount of RF signal that is coupled into the chip. However, certain external factors, such as output trace length, output trace orientation, distance between the chip and the antenna, antenna strength, speaker type, and type of RF signal, may affect the RF immunity of the LM4941. In general, the RF immunity of the LM4941 is application specific. Nevertheless, optimal RF immunity can be achieved by using short output traces and increasing the distance between the LM4941 and the antenna.

DIFFERENTIAL AMPLIFIER EXPLANATION

The LM4941 is a fully differential audio amplifier that features differential input and output stages. Internally this is accomplished by two circuits: a differential amplifier and a common mode feedback amplifier that adjusts the output voltages so that the average value remains V_{DD} / 2. When setting the differential gain, the amplifier can be considered to have "halves". Each half uses an input and feedback resistor (R_i and R_F) to set its respective closed-loop gain (see Figure 1). With R_{i1} = R_{i2} and R_{F1} = R_{F2}, the gain is set at -R_F / R_i for each half. This results in a differential gain of

$$A_{VD} = -R_F/R_i$$

(1)

It is extremely important to match the input resistors to each other, as well as the feedback resistors to each other for best amplifier performance. See the Proper Selection of External Components section for more information. A differential amplifier works in a manner where the difference between the two input signals is amplified. In most applications, input signals will be 180° out of phase with each other. The LM4941 can be used, however, as a single-ended input amplifier while still retaining its fully differential benefits because it simply amplifies the difference between the inputs.

All of these applications provide what is known as a "bridged mode" output (bridge-tied-load, BTL). This results in output signals that are 180° out of phase with respect to each other. Bridged mode operation is different from the single-ended amplifier configuration that connects the load between the amplifier output and ground. A bridged amplifier design has distinct advantages over the single-ended configuration: it provides differential drive to the load, thus doubling maximum possible output swing for a specific supply voltage. Four times the output power is possible compared with a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. Choose an amplifier's closed-loop gain without causing excess clipping.

A bridged configuration, such as the one used in the LM4941, also creates a second advantage over singleended amplifiers. Since the differential outputs are biased at half-supply, no net DC voltage exists across the load. This assumes that the input resistor pair and the feedback resistor pair are properly matched (see Proper Selection of External Components). BTL configuration eliminates the output coupling capacitor required in singlesupply, single-ended amplifier configurations. If an output coupling capacitor is not used in a single-ended output configuration, the half-supply bias across the load would result in both increased internal IC power dissipation as well as permanent loudspeaker damage. Further advantages of bridged mode operation specific to fully differential amplifiers like the LM4941 include increased power supply rejection ratio, common-mode noise reduction, and click and pop reduction.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. Equation 2 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = (V_{DD})^2 / (2\pi^2 R_L)$$
 Single-Ended

(2)

(3)

However, a direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation versus a single-ended amplifier operating at the same conditions.

 $P_{DMAX} = 4 * (V_{DD})^2 / (2\pi^2 R_L)$ Bridge Mode

LM4941, LM4941SDBD, LM4941TMBD

SNAS347C-JUNE 2006-REVISED MAY 2013



www.ti.com

Since the LM4941 has bridged outputs, the maximum internal power dissipation is four times that of a singleended amplifier. Even with this substantial increase in power dissipation, the LM4941 does not require additional heatsinking under most operating conditions and output loading. From Equation 3, assuming a 5V power supply and an 8 Ω load, the maximum power dissipation point is 625mW. The maximum power dissipation point obtained from Equation 3 must not be greater than the power dissipation results from Equation 4:

$$\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{JA}}$$

(4)

The LM4941's θ_{JA} in a DSBGA package is 100°C/W. Depending on the ambient temperature, T_A, of the system surroundings, Equation 4 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 3 is greater than that of Equation 4, then either the supply voltage must be decreased, the load impedance increased, the ambient temperature reduced, or the θ_{JA} reduced with heatsinking. In many cases, larger traces near the output, V_{DD}, and GND pins can be used to lower the θ_{JA} . The larger areas of copper provide a form of heatsinking allowing higher power dissipation. For the typical application of a 5V power supply, with an 8 Ω load, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 87.5°C provided that device operation is around the maximum power dissipation point. Recall that internal power dissipation is a function of output power. If typical operation is not around the maximum power dissipation point, the LM4941 can operate at higher ambient temperatures. Refer to the Typical Performance Characteristics curves for power dissipation information.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection ratio (PSRR). The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10µF and 0.1µF bypass capacitors that increase supply stability. This, however, does not eliminate the need for bypassing the supply nodes of the LM4941. The LM4941 will operate without the bypass capacitor C_B, although the PSRR may decrease. A 1µF capacitor is recommended for C_B. This value maximizes PSRR performance. Lesser values may be used, but PSRR decreases at frequencies below 1kHz. The issue of C_B selection is thus dependant upon desired PSRR and click and pop performance as explained in the section Proper Selection of External Components.

SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4941 contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. The device may then be placed into shutdown mode by toggling the SHDN pin to logic low. It is best to switch between ground and supply for maximum performance. While the device may be disabled with shutdown voltages in between ground and supply, the idle current may be greater than the typical value of 0.1μ A. In either case, the SHDN pin should be tied to a definite voltage to avoid unwanted state changes.

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry, which provides a quick, smooth transition to shutdown. Another solution is to use a single-throw switch in conjunction with an external pull-up resistor. This scheme ensures that the shutdown pin will not float, thus preventing unwanted state changes.

PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical when optimizing device and system performance. Although the LM4941 is tolerant to a variety of external component combinations, consideration of component values must be made when maximizing overall system quality.

The LM4941 is unity-gain stable, giving the designer maximum system flexibility. The LM4941 should be used in low closed-loop gain configurations to minimize THD+N values and maximize signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than $1V_{RMS}$ are available from sources such as audio codecs. When used in its typical application as a fully differential power amplifier the LM4941 does not require input coupling capacitors for input sources with DC common-mode voltages of less than V_{DD} . Exact allowable input common-mode voltage levels are actually a function of V_{DD} , R_{i} , and R_{F} and may be determined by Equation 5:

 $V_{CMi} < (V_{DD}-1.2)(R_i+R_F)/R_F-V_{DD}/2(R_i/R_F)$ -R_F / R_i = A_{VD} (5)

(6)



SNAS347C -JUNE 2006-REVISED MAY 2013

When using DC coupled inputs, special care must be taken to match the values of the input resistors (R_{i1} and R_{i2}) to each other. Because of the balanced nature of differential amplifiers, resistor matching differences can result in net DC currents across the load. This DC current can increase power consumption, internal IC power dissipation, reduce PSRR, and possibly damaging the loudspeaker. The chart below demonstrates this problem by showing the effects of differing values between the feedback resistors while assuming that the input resistors are perfectly matched. The results below apply to the application circuit shown in Figure 1, and assumes that $V_{DD} = 5V$, $R_L = 8\Omega$, and the system has DC coupled inputs tied to ground.

Tolerance	R _{i1}	R _{i2}	V ₀₁ -V ₀₂	I _{LOAD}
20%	0.8R	1.2R	-0.500V	62.5mA
10%	0.9R	1.1R	-0.250V	31.25mA
5%	0.95R	1.05R	-0.125V	15.63mA
1%	0.99R	1.01R	-0.025V	3.125mA
0%	R	R	0	0

Since the same variations can have a significant effect on PSRR and CMRR performance, it is highly recommended that the input resistors be matched to 1% tolerance or better for best performance.

Recommended TM Board Layout



Figure 21. Recommended TM Board Layout: Top Layer



Figure 22. Recommended TM Board Layout: Top Overlay

LM4941, LM4941SDBD, LM4941TMBD



SNAS347C - JUNE 2006 - REVISED MAY 2013

www.ti.com



Figure 23. Recommended TM Board Layout: Bottom Layer

Recommended WSON Board Layout



Figure 24. Recommended WSON Board Layout: Top Layer

Figure 25. Recommended WSON Board Layout: Top Overlay



SNAS347C -JUNE 2006-REVISED MAY 2013



Figure 26. Recommended WSON Board Layout: Bottom Layer

LM4941 Reference Design Boards Bill Of Materials

Designator	Value	Tolerance	Part Description	Comments
Ri1, Ri2	20kΩ	0.10%	1/10W, 0.1% 0805 Resistor	
Rf1, Rf2	20kΩ	0.10%	1/10W, 0.1% 0805 Resistor	
Ci1, Ci2	0Ω		1/10W, 0.1% 0805 Resistor	
Cb, Cs	1µF	10%	16V Tantalum 1210 Capacitor	
In, Out, VDD, J1			0.100" 1x2 header, Vertical mount	Input, Output, VDD/GND, Shutdown Control



SNAS347C - JUNE 2006 - REVISED MAY 2013

www.ti.com

REVISION HISTORY

Rev	Date	Description
1.0	06/28/06	Initial release.
1.1	07/10/06	Added the WSON pkg mktg outline (per Kashif J.)
1.2	08/04/06	Added the WSON package and marking diagrams.
1.3	10/12/06	Edited some of the Typical Performance curves' labels and some text edits.
1.4	10/25/06	Added the WSON boards.
1.5	11/07/06	Text edits.
1.6	11/15/06	Replaced curve 20170381 with 20170382 and input text edits.
1.7	03/09/07	Changed the Limit value from 70 to 80 on the PSRR in the EC 5V EC table.
С	05/03/13	Changed layout of National Data Sheet to TI format.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM4941SD/NOPB	ACTIVE	WSON	NGS	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM		4941	Samples
LM4941SDX/NOPB	ACTIVE	WSON	NGS	8	4500	RoHS & Green	SN	Level-1-260C-UNLIM		4941	Samples
LM4941TM/NOPB	ACTIVE	DSBGA	YFQ	9	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	G H6	Samples
LM4941TMX/NOPB	ACTIVE	DSBGA	YFQ	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	G H6	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4941SD/NOPB	WSON	NGS	8	1000	178.0	12.4	3.3	2.8	1.0	8.0	12.0	Q1
LM4941SDX/NOPB	WSON	NGS	8	4500	330.0	12.4	3.3	2.8	1.0	8.0	12.0	Q1
LM4941TM/NOPB	DSBGA	YFQ	9	250	178.0	8.4	1.35	1.35	0.76	4.0	8.0	Q1
LM4941TMX/NOPB	DSBGA	YFQ	9	3000	178.0	8.4	1.35	1.35	0.76	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

5-Nov-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4941SD/NOPB	WSON	NGS	8	1000	208.0	191.0	35.0
LM4941SDX/NOPB	WSON	NGS	8	4500	367.0	367.0	35.0
LM4941TM/NOPB	DSBGA	YFQ	9	250	208.0	191.0	35.0
LM4941TMX/NOPB	DSBGA	YFQ	9	3000	208.0	191.0	35.0

NGS0008C



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NGS0008C

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



NGS0008C

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



YFQ0009



B. This drawing is subject to change without notice.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated