# **16-CHANNEL LED DRIVER**



November 2022

### **GENERAL DESCRIPTION**

The IS31FL3726A is an industry standard serial shift-register-plus latch-type LED driver operating from a 3V to 5V supply. It is comprised of 16 constant-current open drain sinks designed for driving common anode LEDs. The output current value can be set from 5mA to 60mA by using an external resistor. As a result, all outputs will have virtually the same current levels. This driver uses a high-speed 4-wire serial interface of up to 30MHz to drive 16 constant current outputs, a 16-bit shift register, a 16-bit latch and a 16-bit AND-gate circuit. Serial input

data appears at the output OUTn channels after 16 clock cycles. Driving the Latch pin will load the 16-bit of shift-register data into the 16-bit output latch to drive the LEDs ON or OFF. The Enable pin can be used as a PWM input to adjust the LED brightness. The IS31FL3726A operates from a 3V to 5.5V supply, and is specified over the -40°C to +125°C temperature range.

### APPLICATIONS

- Video display panel LED driver
- Point of sale signs
- Variable LED signboards

### FEATURES

•

- Output current capability and number of outputs: 60mA × 16 outputs
- Current set with external resistor
- Constant current range: 5mA to 60mA
  I<sub>OUT\_MAX</sub>= 45mA @ V<sub>CC</sub>= 3V
  I<sub>OUT\_MAX</sub>= 60mA @ V<sub>CC</sub>= 5V
- Current accuracy (All output on, I<sub>OUT</sub> = 25.2mA)
  Bit to bit: < ±4%</li>
  - Device to device: < ±2%
- 200mV LED Dropout at 25mA
- For common-anode LEDs
- Power supply voltage range, Vcc= 3.0V to 5.5V
- Serial and parallel data transfer rate: 30MHz (Max. cascade connection)
- Operating temperature range,  $T_A$ = -40°C ~ +125°C
- Package: QFN-24 (4mm×4mm), SSOP-24 and eTSSOP-24



# Figure 1 Typical Application Circuit

#### **TYPICAL APPLICATION CIRCUIT**



# **TYPICAL APPLICATION CIRCUIT (CONTINUE)**



Figure 2 Typical Application Circuit (Serial Synchronization)



# **PIN CONFIGURATION**

Package	Pin Configuration (Top View)
QFN-24	SERIAL-OUT R-EXT GND GND GND GND GND GND GND GND
SSOP-24	GND    1    24    VCC      SERIAL-IN    2    23    R-EXT      CLOCK    3    22    SERIAL-OUT      LATCH    4    21    ENABLE      OUT0    5    20    OUT15      OUT0    5    20    OUT14      OUT2    7    18    OUT13      OUT3    8    17    OUT12      OUT4    9    16    OUT11      OUT5    10    15    OUT10      OUT6    11    14    OUT9      OUT7    12    13    OUT8
eTSSOP-24	GND    1     24    VCC      SERIAL-IN    2    23    R-EXT      CLOCK    3    22    SERIAL-OUT      LATCH    4    21    ENABLE      OUT0    5    20    OUT15      OUT1    6    19    OUT14      OUT2    7    18    OUT13      OUT3    8    17    OUT12      OUT4    9    16    OUT10      OUT5    10    15    OUT10      OUT6    11    14    OUT9      OUT7    12     13



# PIN DESCRIPTION

No.		Dia	Description
QFN	SSOP/eTSSOP	Pin	Description
1	22	SERIAL-OUT	Output pin for serial data input on SERIAL-IN terminal.
2	23	R-EXT	Input pin connect to an external resistor to regulate the output current.
3	24	VCC	Supply voltage pin.
4	1	GND	GND pin for control logic.
5	2	SERIAL-IN	Input pin for serial data for data shift register.
6	3	CLOCK	Input pin for clock for data shift on rising edge.
7	4	LATCH	Input pin for data strobe when the LATCH input is driven low, data is not latched. When it is pulled high, data is latched.
8 ~ 23	5~20	OUT0~OUT15	Constant-current sinks.
24	21	ENABLE	Input pin for output enable. All current sinks (OUT0 to OUT15) are turned off, when the ENABLE pin is driven High and are turned on, when this pin is driven Low.
		Thermal Pad	Connect to GND.



#### ORDERING INFORMATION Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY	
IS31FL3726A-QFLS4-TR	QFN-24, Lead-free	2500/Reel	
IS31FL3726A-SALS4-TR IS31FL3726A-SALS4	SSOP-24, Lead-free	2000/Reel 58/Tube	
IS31FL3726A-ZLS4-TR	eTSSOP-24, Lead-free	2500/Reel	

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

Copyright © 2022 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



# FUNCTIONAL BLOCK DIAGRAM





### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage, VCC	-0.3V ~ +6.0V
Voltage at any input pin	$-0.3V \sim V_{CC} + 0.2V$
Maximum junction temperature, T <sub>JMAX</sub>	+150°C
Storage temperature range, Tstg	-65°C ~ +150°C
Operating temperature range, T <sub>A</sub> =T <sub>J</sub>	-40°C ~ +125°C
Junction package thermal resistance, junction to ambient (4-layer standard test PCB based on JESD 51-2A), $\theta_{JA}$	29.1°C/W (QFN) 70.3°C/W (SSOP) 28.1°C/W (eTSSOP)
Maximum power dissipation, PDMAX	3.44W (QFN) 1.42W (SSOP) 3.56W (eTSSOP)
ESD (HBM)	±8kV
ESD (CDM)	±750V

**Note 1:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITION** $T_4 = 25^{\circ}C$ unless otherwise specified

Symbol	Characteristic	Condition	Min.	Тур.	Max.	Unit
Vout	Output (headroom) voltage			0.7	5	V
fclk	Clock frequency (Note 2)	Cascade connected			30	MHz
$\mathbf{t}_{wLAT}$	LATCH pulse width	Cascade connected	20			ns
twclk	CLOCK pulse width		20			ns
t <sub>wENA</sub>	ENABLE pulse width (Note 2, 3)		70			ns
tsetup1	SERIAL-IN set-up time for CLOCK pin		8			ns
thold1	SERIAL-IN Hold time for CLOCK pin		8			ns
tsetup2	Set-up time for LATCH pin		8			ns
t <sub>HOLD2</sub>	Hold time for LATCH pin		8			ns

Note 2: Guaranteed by design.

Note 3: When the pulse of the Low level is input to the ENABLE pin held in the High level.



# ELECTRICAL CHARACTERISTICS

 $T_{\text{A}}$  = 25°C, V<sub>CC</sub>= 3.3V ~ 5.5V, unless otherwise specified.

Symbol	Characteristic	Conditi	ion	Min.	Тур.	Max.	Unit	
Vcc	Supply voltage	Normal operation	Normal operation			5.5	V	
		V <sub>OUT</sub> = 1V,V <sub>CC</sub> = 3.3V	R <sub>EXT</sub> = 750Ω	23.9	25.2	26.5	mA	
I <sub>OUT</sub>		Vout= 1V,Vcc= 5V	R <sub>EXT</sub> = 750Ω	23.9	25.2	26.5		
	Output current error	V <sub>OUT</sub> = 1V, V <sub>CC</sub> = 3.3V	R <sub>EXT</sub> = 750Ω Ι <sub>ΟUT</sub> =25.2mA	-4		4	%	
∆I <sub>мат</sub>	between bits (Note 5)	V <sub>OUT</sub> = 1V, V <sub>CC</sub> = 5V	R <sub>EXT</sub> = 750Ω I <sub>OUT</sub> =25.2mA	-4		4	%	
	Output current error	V <sub>OUT</sub> = 1V, V <sub>CC</sub> = 3.3V	R <sub>EXT</sub> = 750Ω Ι <sub>ΟUT</sub> =25.2mA	-2		2	%	
∆Іоυт	between ICs (Note 6)	V <sub>OUT</sub> = 1V, V <sub>CC</sub> = 5V	R <sub>EXT</sub> = 750Ω Ι <sub>ΟUT</sub> =25.2mA	-2		2	%	
V <sub>HR</sub>	Headroom voltage	R <sub>EXT</sub> = 750Ω, I <sub>OUT</sub> = 25	5.2mA		0.4	0.5	V	
l <sub>oz</sub>	Output leakage current input voltage	V <sub>OUT</sub> = 5.5V				1	μA	
VIH		Logic high level		0.7Vcc			V	
VIL	Input voltage	Logic low level				0.3V <sub>CC</sub>	V	
V <sub>OL</sub>		I <sub>OL</sub> = 1.0mA, V <sub>CC</sub> = 3.3V				0.4		
VOL	SERIAL-OUT pin	I <sub>OL</sub> = 1.0mA, V <sub>CC</sub> = 5V				0.4	V	
Vон	voltage	I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 3.3V		2.9				
VOH		Іон = -1.0mA, V <sub>CC</sub> = 5V		4.6				
%/Vcc	Output current supply voltage regulation	When V <sub>CC</sub> is change I <sub>OUT</sub> = 25.2mA	ed 3.3V to 5.5V,			1	%	
R(UP)	Pull-up resistor	ENABLE pin	ENABLE pin		500	750	kΩ	
R(DOWN)	Pull-down resistor	LATCH pin		250	500	730	N12	
I <sub>DD(OFF)1</sub>	1	V <sub>OUT</sub> = 5V	R <sub>EXT</sub> = OPEN		0.3	0.6		
		V <sub>OUT</sub> = 5V	$R_{EXT} = 0.75 k\Omega$		2.1	2.5		
DD(OFF)2	Supply current	All outputs off	R <sub>EXT</sub> = 1.8kΩ		1	1.2	mA	
		V <sub>OUT</sub> = 0.7V	$R_{EXT} = 0.75 k\Omega$		8.6	10		
IDD(ON)1		All outputs on	R <sub>EXT</sub> = 1.8kΩ		4.5	6		



## SWITCHING CHARACTERISTICS (NOTE 4)

Symbol	Characteristic	Condition	Min.	Тур.	Max.	Unit
t <sub>pLH1</sub>		CLOCK - OUTn, LATCH= "H" ENABLE= "L"		30	50	
t <sub>pLH2</sub>		LATCH - OUTn, ENABLE= "L"		30	50	
t <sub>pLH3</sub>		ENABLE - OUTn, LATCH= "H"		50	70	
t <sub>pLH</sub>	Propagation delay	CLOCK - SERIAL-OUT		20	40	ns
t <sub>pHL1</sub>	Topagation delay	CLOCK - OUTn, LATCH= "H" ENABLE= "L"		60	100	115
t <sub>pHL2</sub>		LATCH - OUTn, ENABLE= "L"		60	100	
t <sub>pHL3</sub>		ENABLE - OUTn, LATCH= "H"		70	100	
t <sub>pHL</sub>		CLOCK - SERIAL-OUT		20	40	
t <sub>or</sub>	Output rise time	10%~90% of voltage waveform		30	50	ns
t <sub>of</sub>	Output fall time	90%~10% of voltage waveform		52	80	ns
tr	Maximum CLOCK rise time	When not on BCP (Note 7)			500	ns
t <sub>f</sub>	Maximum CLOCK fall time	When not on PCB (Note 7)			500	ns

Conditions: (Refer to test circuit.)

 $T_A = 25^{\circ}C$ ,  $V_{CC}=V_{IH} = 3.3V$  and 5V,  $V_{IL} = 0V$ ,  $R_{EXT} = 750\Omega$ ,  $V_L = 3.0V$ ,  $R_L = 60\Omega$ ,  $C_L = 10.5pF$ 

)

#### Note 4: Guaranteed by design.

Note 5:  $I_{OUT}$  mismatch (bit to bit)  $\triangle I_{MAT}$  is calculated:

$$\Delta I_{MAT} = \left(\frac{I_{OUTn}(n=0\sim15)}{\left(\frac{I_{OUT0} + I_{OUT1} + \dots + I_{OUT15}}{16}\right)} - 1\right) \times 100\%$$

**Note 6:**  $I_{OUT}$  accuracy (device to device)  $\triangle I_{OUT}$  is calculated:

$$\Delta I_{OUT} = \left(\frac{(I_{OUT0} + I_{OUT1} + \dots + I_{OUT15} - I_{OUT(IDEAL)})}{16} \right) \times 100\%$$

Where  $I_{OUT(IDEAL)}$ = 10.5mA when  $R_{EXT}$ = 1800 $\Omega$ ,  $I_{OUT(IDEAL)}$ = 25.2mA when  $R_{EXT}$ = 750 $\Omega$ . Note 7:

#### 1. If the device is connected in a cascade and tr/tf for the waveform is large, it may not be possible to achieve the timing required for data transfer. Please consider the timings carefully.

2. Delay between outputs. The IS31FL3726A has graduated delay circuits between outputs. The fixed delay time is 5ns (typical), OUT1 has 5ns delay, OUT2 has 10ns delay, etc. This delay prevents large inrush currents, which reduce power supply bypass capacitor requirements when the outputs turn on. The delay works during switch on and switch off of each output channel. LEDs that have not turned on before ENABLE is low will still turn on and off at the determined delayed time regardless of the state of ENABLE. Therefore, every LED will be illuminated for the amount of time ENABLE is pulled high.

## TIMING WAVEFORM

# 1. CLOCK, SERIAL-IN, SERIAL-OUT, LATCH, ENABLE, OUTn



## 2. OUTn





CLOCK	n=0 1	2		15		H L
SERIAL-IN	D15 D14	D13	D2 D1	D0		H L
SERIAL-OUT		Previous Data		D15		— H L
LATCH						H L
ENABLE						— H L
OUT0					D0	OFF ON
OUT1					D1	OFF ON
OUT2					D2	OFF ON
OUT13					D13	OFF ON
OUT14					D14	OFF ON
OUT15					D15	OFF ON

Figure 3 Timing Diagram

Warning: The Latch input is a logic levelit is not an edge triggered latch circuit.

Note 8: The serial-in data (SERIAL-IN) will be clocked into an 16-bit shift register synchronized on the rising edge of the clock (CLOCK). The data "1" means the corresponding current output "ON" for output, the data '0' represents for "OFF". The data will be transferred into the 16 bit

latch register when the signal (LATCH) is 'H' (level trigger); otherwise, the data will be latched. The trigger timing of the serial-out data (SERIAL-OUT) will be shifted out on synchronization to the rising edge of the clock. All outputs are turned off while enable terminal

(ENABLE) is kept at high level. And they are active when ENABLE turns to low.

#### Truth Table

CLOCK	LATCH	ENABLE	SERIAL-IN	OUT0OUT7 OUT15	SERIAL-OUT
	Н	L	Dn	DnDn-7Dn-15	Dn-15
	L	L	Dn+1	No change	Dn-14
	Н	L	Dn+2	Dn+2Dn-5Dn-13	Dn-13
~_	Х	L	Dn+3	Dn+2Dn-5Dn-13	Dn-13
<b>→</b>	Х	Н	Dn+3	OFF	Dn-13

Warning: The following conditions, ENABLE=0, LATCH=1, SERIAL-IN=1, cannot be configured at the same time when power is on, or IS31FL3726A will behave unpredictably.

**Note 9:**  $\overline{OUT0}$  to  $\overline{OUT15}$  =On when Dn = H;  $\overline{OUT0}$  to  $\overline{OUT15}$  =Off when Dn = L. In order to ensure that the level of the power supply voltage is correct, an external resistor must be connected between R-EXT and GND.



# TYPICAL TEST CHARACTERISTICS



Figure 4 Test Diagram



### APPLICATION INFORMATION

#### ADJUSTING OUTPUT CURRENT

The output current of each channel is set by an external resistor  $R_{\text{EXT}},$  the relationship between  $I_{\text{OUT}}$  and  $R_{\text{EXT}}$  is:

$$I_{OUT} = k \times \frac{V_{REXT}}{R_{EXT}}$$

Where  $V_{\text{REXT}}$  is 1.26V, k is 15, so  $I_{\text{OUT}}$  is calculated by Equation (1):

$$I_{OUT} = 15 \times \frac{1.26V}{R_{EXT}}$$
(1)

As show in the figure below:



Figure 5 I<sub>OUT</sub> vs. R<sub>EXT</sub>

CONSTANT CURRENT OUTPUT

In order to obtain a good performance of constant-current output, a suitable output voltage is necessary. Users can get related information about the minimum output voltage below.



Figure 6 I<sub>OUT</sub> vs. V<sub>OUT</sub>

#### THERMAL CONSIDERATIONS

The package thermal resistance,  $\theta_{JA}$ , determines the amount of heat that can pass from the silicon die to the surrounding ambient environment. The  $\theta_{JA}$  is a measure of the temperature rise created by power dissipation and is usually measured in degree Celsius per watt (°C/W).

When operating the chip at high ambient temperatures, or when driving maximum load current, care must be taken to avoid exceeding the package power dissipation limits. The maximum power dissipation can be calculated using the following Equation (2):

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$
(2)

So, 
$$P_{D(MAX)} = \frac{125^{\circ}C - 25^{\circ}C}{29.1^{\circ}C/W} \approx 3.44W \text{ (QFN)}$$

$$P_{D(MAX)} = \frac{125^{\circ}C - 25^{\circ}C}{70.3^{\circ}C/W} \approx 1.42W \text{ (SSOP)}$$

$$P_{D(MAX)} = \frac{125^{\circ}C - 25^{\circ}C}{28.1^{\circ}C/W} \approx 3.56W \text{ (eTSSOP)}$$

Figure 7 shows the power derating of the IS31FL3726A on a JEDEC boards (in accordance with JESD 51-5 and JESD 51-7) standing in still air.



Figure 7 Dissipation Curve



## **CLASSIFICATION REFLOW PROFILES**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.







## PACKAGE INFORMATION

## QFN-24





#### SSOP-24





#### eTSSOP-24





# **RECOMMENDED LAND PATTERN**

### QFN-24



### SSOP-24





### eTSSOP-24



#### Note:

1. Land pattern complies to IPC-7351.

2. All dimensions in MM.

3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.

# LUMISSIL MICROSYSTEMS

# IS31FL3726A

# **REVISION HISTORY**

Revision	Detail Information				
0A	Update to Lumissil Logo	2020.01.22			
0B	Update typical application circuit, EC table and application information	2020.06.04			
А	Release to mass production	2020.06.23			
В	Change SSOP-24 package QTY to 2000/Reel	2022.11.10			