

## 1-Mbit SPI Bus Serial EEPROM

### **Device Selection Table**

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages
25LC1024	2.5V-5.5V	256 Bytes	I, E	MF, P, SM

#### **Features**

- · 20 MHz Maximum Clock Speed
- · Byte and Page-Level Write Operations:
  - 256-byte page
  - 6 ms maximum write cycle time
  - No page or sector erase required
- · Low-Power CMOS Technology:
  - Maximum Write current: 5 mA at 5.5V, 20 MHz
  - Read current: 7 mA at 5.5V, 20 MHz
  - Standby current: 1 µA at 2.5V (Deep power-down)
- · Electronic Signature for Device ID
- Self-Timed Erase and Write Cycles:
  - Page Erase (6 ms maximum)
  - Sector Erase (10 ms maximum)
  - Chip Erase (10 ms maximum)
- Sector Write Protection (32K byte/sector):
  - Protect none, 1/4, 1/2 or all of array
- · Built-In Write Protection:
  - Power-on/off data protection circuitry
  - Write enable latch
  - Write-protect pin
- · High Reliability:
  - Endurance: 1M erase/write cycles
  - Data Retention: >200 years
  - ESD Protection: >4000V
- Temperature Ranges Supported:
  - Industrial (I): -40°C to +85°C - Extended (E): -40°C to +125°C
- RoHS Compliant
- Automotive AEC-Q100 Qualified

### **Pin Function Table**

Name	Function
CS	Chip Select Input
SO	Serial Data Output
WP	Write-Protect
Vss	Ground
SI	Serial Data Input
SCK	Serial Clock Input
HOLD	Hold Input
Vcc	Supply Voltage

## **Description**


The Microchip Technology Inc. 25LC1024 is a 1024-Kbit serial EEPROM memory with byte-level and page-level serial EEPROM functions. It also features Page, Sector and Chip erase instructions typically associated with Flash-based products. These instructions are not required for byte or page write operations. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled by a Chip Select  $(\overline{CS})$  input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

## **Packages**

8-Lead DFN-S, 8-Lead PDIP and 8-Lead SOIJ

## Package Types (not to scale)



## 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings (†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	0.6V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature under bias	40°C to +125°C
ESD protection on all pins	4 kV

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

### TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS			Industrial (I): TA = -40°C to +85°C Vcc = 2.5V to 5.5V Extended (E): TA = -40°C to +125°C Vcc = 2.5V to 5.5V			
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions
D001	VIH1	High-Level Input Voltage	0.7 Vcc	Vcc +1	V	
D002	VIL1	Low Lovel Input Voltage	-0.3	0.3 Vcc	V	Vcc ≥ 2.7V
D003	VIL2	Low-Level Input Voltage	-0.3	0.2 Vcc	V	Vcc < 2.7V
D004	Vol	Low-level Output Voltage	_	0.4	V	IOL = 2.1 mA
D005	Vон	High-Level Output Voltage	Vcc -0.2	_	V	IOH = -400 μA
D006	ILI	Input Leakage Current	_	±1	μA	CS = Vcc, Vin = Vss or Vcc
D007	ILO	Output Leakage Current	_	±1	μΑ	CS = Vcc, Vout = Vss or Vcc
D008	CINT	Internal Capacitance (all inputs and outputs)	_	7	pF	TA = +25°C, CLK = 1.0 MHz, VCC = 5.0V (Note 1)
D009	Icc Read	Operating Current	_	10	mA	Vcc = 5.5V; Fclk = 20.0 MHz; SO = Open
D009	ICC Read		_	5	mA	Vcc = 2.5V; Fclk = 10.0 MHz; SO = Open
D010	Icc Write		_	7	mA	Vcc = 5.5V
D010	icc write		_	5	mA	Vcc = 2.5V
D011	Iccs		_	20	μA	CS = Vcc = 5.5V, Inputs tied to Vcc or Vss, +125°C
DOTT	DOLL ICC2	Standby Current	_	12	μA	CS = Vcc = 5.5V, Inputs tied to Vcc or Vss, +85°C
D040			_	1	μA	CS = Vcc = 2.5V, Inputs tied to Vcc or Vss, +85°C
D012	ICCSPD	Deep Power-Down Current	_	2	μΑ	CS = Vcc = 2.5V, Inputs tied to Vcc or Vss, +125°C

Note 1: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

Param. No.         Symbol         Characteristic         Min.         Max.         Units         Conditions           1         FCLK         Clock Frequency         —         20         MHz         4.5∨ ≤ Vcc ≤ 5.5∨ (l)           2         TCSS         CS Setup Time         25         —         ns         4.5∨ ≤ Vcc ≤ 5.5∨ (l)           3         TCSH         CS Hold Time         50         —         ns         2.5∨ ≤ Vcc < 5.5∨ (l, E)           4         TCSD         CS Disable Time         50         —         ns         2.5∨ ≤ Vcc < 5.5∨ (l, E)           4         TCSD         CS Disable Time         50         —         ns         4.5∨ ≤ Vcc < 5.5∨ (l, E)           4         TCSD         CS Disable Time         50         —         ns         4.5∨ ≤ Vcc < 5.5∨ (l, E)           5         Tsu         Data Setup Time         5         —         ns         4.5∨ ≤ Vcc < 5.5∨ (l, E)           6         ThD         Data Hold Time         10         —         ns         4.5∨ ≤ Vcc < 5.5∨ (l)           7         TR         CLK Rise Time         —         20         ns         Note 1           8         TF         CLK Fall Time         —         20         ns	AC CHARACTERISTICS		Industrial (I): TA = -40°C to +85°C				
FCLK		Symbol	Characteristic	Min.	Max.	Units	Conditions
Toss	1	FOLK	Clock Fraguency	_	20	MHz	4.5V ≤ VCC ≤ 5.5V (I)
TCSS	ı	FCLK	Clock Frequency	_	10	MHz	2.5V ≤ VCC < 5.5V (I, E)
TCSH	0	Too	CC Catura Times	25	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
TCSH	2	1088	CS Setup Time	50	_	ns	2.5V ≤ VCC < 5.5V (I, E)
Total   Tot	2	Tooli	CC Hold Time	50	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
Tsu   Data Setup Time   5	3	TCSH	CS Hold Time	100	_	ns	2.5V ≤ VCC < 5.5V (I, E)
Tsu	4	TCSD	CS Disable Time	50	_	ns	
Thi	5	Tou	Data Satur Timo	5	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
6         IHD         Data Hold Time         20         —         ns         2.5V ≤ Vcc < 5.5V (I, E)           7         TR         CLK Rise Time         —         20         ns         Note 1           8         TF         CLK Fall Time         —         20         ns         Note 1           9         THI         Clock High Time         —         20         ns         Note 1           10         THI         Clock High Time         —         20         ns         4.5V ≤ Vcc ≤ 5.5V (I)           10         TLO         Clock Low Time         —         ns         4.5V ≤ Vcc ≤ 5.5V (I)           11         TCLD         Clock Delay Time         50         —         ns         2.5V ≤ Vcc < 5.5V (I)	5	isu	Data Setup Time	10	_	ns	2.5V ≤ VCC < 5.5V (I, E)
TR   CLK Rise Time	6	Tup	Data Hold Time	10	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
8       TF       CLK Fall Time       —       20       ns       Note 1         9       THI       Clock High Time       25       —       ns       4.5V ≤ Vcc ≤ 5.5V (I)         10       TLO       Clock Low Time       25       —       ns       4.5V ≤ Vcc ≤ 5.5V (I)         11       TCLD       Clock Delay Time       50       —       ns         12       TCLE       Clock Enable Time       50       —       ns         12       TCLE       Clock Enable Time       50       —       ns         13       TV       Output Valid from Clock Low       —       25       ns       4.5V ≤ Vcc ≤ 5.5V (I)         14       THO       Output Hold Time       0       —       ns       2.5V ≤ Vcc < 5.5V (I)	O	טחו	Data Floid Time	20	_	ns	2.5V ≤ VCC < 5.5V (I, E)
Thi   Clock High Time   25	7	Tr	CLK Rise Time	_	20	ns	Note 1
THI	8	TF	CLK Fall Time	_	20	ns	Note 1
10	0	т	Ole ale Ulimb Time	25	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
10	9	THI	Clock High Time	50	_	ns	2.5V ≤ VCC < 5.5V (I, E)
11	10	TLO	Clock Low Time	25	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
12 TCLE Clock Enable Time 50 — ns    13 TV Output Valid from Clock Low — 25 ns  4.5V ≤ Vcc ≤ 5.5V (I)    14 THO Output Hold Time 0 — ns  Note 1    15 TDIS Output Disable Time	10		Clock Low Time	50	_	ns	2.5V ≤ VCC < 5.5V (I, E)
TV   Output Valid from Clock Low   —   25   ns   4.5V ≤ Vcc ≤ 5.5V (I)	11	TCLD	Clock Delay Time	50	_	ns	
13 TV Output Valid from Clock Low — 50 ns 2.5V ≤ Vcc < 5.5V (I, E)  14 THO Output Hold Time 0 — ns Note 1  15 TDIS Output Disable Time — 50 ns 2.5V ≤ Vcc ≤ 5.5V (I)  16 THS HOLD Setup Time 10 — ns 4.5V ≤ Vcc ≤ 5.5V (I)  17 THH HOLD Hold Time 10 — ns 4.5V ≤ Vcc ≤ 5.5V (I)  18 THZ HOLD Low to Output High-Z — 15 ns 4.5V ≤ Vcc ≤ 5.5V (I)  19 THV HOLD High to Output Valid — 15 ns 4.5V ≤ Vcc ≤ 5.5V (I)  19 TREL CS High to Standby Mode — 100 μs  20 TCE Chip Erase Cycle Time — 10 ms	12	TCLE	Clock Enable Time	50	_	ns	
Tho   Dutput Hold Time   Dutput Hold Time   Dutput Disable Tim	40	т.,	Output Valid fram Clask Law	_	25	ns	4.5V ≤ VCC ≤ 5.5V (I)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	13	IV	Output valid from Clock Low	_	50	ns	2.5V ≤ VCC < 5.5V (I, E)
Total   To	14	Тно	Output Hold Time	0	_	ns	Note 1
This   Hold Setup Time   10	15	Truo	Output Disable Time	_	25	ns	4.5V ≤ VCC ≤ 5.5V (I)
16       THS       HOLD Setup Time       20       —       ns       2.5V ≤ Vcc < 5.5V (I, E)	15	פוט ו	Output Disable Time	_	50	ns	2.5V ≤ VCC < 5.5V (I, E)
17	10	T. 10	LIOLD Cature Times	10	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
17 THH HOLD Hold Time  20 — ns 2.5V ≤ Vcc < 5.5V (I, E)  18 THZ HOLD Low to Output High-Z  19 THV HOLD High to Output Valid  20 — ns 2.5V ≤ Vcc < 5.5V (I)  30 ns 2.5V ≤ Vcc < 5.5V (I)  (Note 1)  19 THV HOLD High to Output Valid  30 ns 2.5V ≤ Vcc < 5.5V (I)  30 ns 2.5V ≤ Vcc < 5.5V (I)  30 ns 2.5V ≤ Vcc < 5.5V (I)  4.5V ≤ Vcc < 5.5V (I)  7 Ns 2.5V ≤ Vcc < 5.5V (I)  8 Ns 2.5V ≤ Vcc < 5.5V (I)  10 μs  10 μs  10 TPD CS High to Deep Power-Down  10 ms	10	THS	HOLD Selup Time	20	_	ns	2.5V ≤ VCC < 5.5V (I, E)
20	4-	+	<del>HOLD</del> H. H. T.	10	_	ns	4.5V ≤ VCC ≤ 5.5V (I)
18       THZ       HOLD Low to Output High-Z       —       30       ns $\frac{2.5V ≤ Vcc < 5.5V (I, E)}{(Note 1)}$ 19       THV       HOLD High to Output Valid       —       15       ns $\frac{4.5V ≤ Vcc ≤ 5.5V (I)}{4.5V ≤ Vcc ≤ 5.5V (I, E)}$ 20       TREL       CS High to Standby Mode       —       100       μs         21       TPD       CS High to Deep Power-Down       —       100       μs         22       TCE       Chip Erase Cycle Time       —       10       ms	17	THH	HOLD Hold Time	20	_	ns	2.5V ≤ VCC < 5.5V (I, E)
- 30 ns (Note 1)  19				_	15	ns	4.5V ≤ VCC ≤ 5.5V (I)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	18	THZ	HOLD Low to Output High-Z	_	30	ns	2.5V ≤ VCC < 5.5V (I, E)
19				_	15	ns	
20         TREL         CS High to Standby Mode         —         100         μs           21         TPD         CS High to Deep Power-Down         —         100         μs           22         TCE         Chip Erase Cycle Time         —         10         ms	19	THV	HOLD High to Output Valid	_			, ,
21 TPD CS High to Deep Power-Down — 100 µs 22 TCE Chip Erase Cycle Time — 10 ms	20	TREL	CS High to Standby Mode	_			(, ,
22 TCE Chip Erase Cycle Time — 10 ms				_			
			·	_			
	23	TSE	Sector Erase Cycle Time	_	10	ms	

**Note 1:** This parameter is periodically sampled and not 100% tested.

**<sup>2:</sup>** This parameter is not tested but established by characterization and qualification.

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

AC CHARACTERISTICS			Industrial (I): TA = -40°C to +85°C			
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
24	Twc	Internal Write Cycle Time	_	6	ms	Byte or Page mode and Page Erase
25		Endurance	1M	_	E/W Cycles	Page mode, +25°C, 5.5V (Note 2)

Note 1: This parameter is periodically sampled and not 100% tested.

**2:** This parameter is not tested but established by characterization and qualification.

TABLE 1-3: AC TEST CONDITIONS

AC Waveform				
VLO = 0.2V				
VHI = VCC - 0.2V	Note 1			
VHI = 4.0V	Note 2			
CL = 30 pF	_			
Timing Measurement Reference Level				
Input	0.5 Vcc			
Output	0.5 Vcc			

**Note 1:** For  $V\overline{\text{CC}} \le 4.0V$ 

2: For Vcc > 4.0V

FIGURE 1-1: HOLD TIMING




FIGURE 1-2: SERIAL INPUT TIMING





FIGURE 1-3: SERIAL OUTPUT TIMING



### 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name	8-Lead DFN-S <sup>(1)</sup>	8-Lead PDIP	8-Lead SOIJ	Function
CS	1	1	1	Chip Select Input
SO	2	2	2	Serial Data Output
WP	3	3	3	Write-Protect Pin
Vss	4	4	4	Ground
SI	5	5	5 Serial Data Input	
SCK	6	6	6	Serial Clock Input
HOLD	7	7	7 Hold Input	
Vcc	8	8	8	Supply Voltage

Note 1: The exposed pad on DFN-S package can be connected to Vss or left floating.

## 2.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the  $\overline{\text{CS}}$  input signal. If  $\overline{\text{CS}}$  is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on  $\overline{\text{CS}}$  after a valid write sequence initiates an internal write cycle. After power-up, a low level on  $\overline{\text{CS}}$  is required prior to any sequence being initiated.

## 2.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25LC1024. During a read cycle, data are shifted out on this pin after the falling edge of the serial clock.

## 2.3 Write-Protect (WP)

This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register. When WP is low and WPEN is high, writing to the nonvolatile bits in the STATUS register is disabled. All other operations function normally. When WP is high, all functions, including writes to the nonvolatile bits in the STATUS register, operate normally. If the WPEN bit is set, WP low during a STATUS register write sequence will disable writing to the STATUS register. If an internal write cycle has already begun, WP going low will have no effect on the write.

The  $\overline{\text{WP}}$  pin function is blocked when the WPEN bit in the STATUS register is low. This allows the user to install the 25LC1024 in a system with  $\overline{\text{WP}}$  pin grounded and still be able to write to the STATUS register.

The  $\overline{\text{WP}}$  pin functions will be enabled when the WPEN bit is set high.

## 2.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data are latched on the rising edge of the serial clock.

## 2.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a host and the 25LC1024. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin are updated after the falling edge of the clock input.

## 2.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25LC1024 while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence.

The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-to-low transition. The 25LC1024 must remain selected during this sequence. The SI and SCK levels are "don't cares" during the time the device is paused and any transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not be resumed until the next SCK high-to-low transition.

The SO line will tri-state immediately upon a high-to-low transition of the HOLD pin and will begin outputting again immediately upon a subsequent low-to-high transition of the HOLD pin, independent of the state of SCK.

## 3.0 FUNCTIONAL DESCRIPTION

## 3.1 Principles of Operation

The 25LC1024 is a 131,072-byte Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol.

The 25LC1024 contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low and the HOLD pin must be high for the entire operation.

Table 3-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses and data are transferred MSb first, LSb last.

Data (SI) is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25LC1024 in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

## **BLOCK DIAGRAM**




TABLE 3-1: INSTRUCTION SET


Instruction Name	Instruction Format	Description
READ	0000 0011	Read data from memory array beginning at selected address
WRITE	0000 0010	Write data to memory array beginning at selected address
WREN	0000 0110	Set the write enable latch (enable write operations)
WRDI	0000 0100	Reset the write enable latch (disable write operations)
RDSR	0000 0101	Read STATUS register
WRSR	0000 0001	Write STATUS register
PE	0100 0010	Page Erase – erase one page in memory array
SE	1101 1000	Sector Erase – erase one sector in memory array
CE	1100 0111	Chip Erase – erase all sectors in memory array
RDID	1010 1011	Release from Deep power-down and read electronic signature
DPD	1011 1001	Deep Power-Down mode

## 3.2 Read Sequence

The device is selected by pulling  $\overline{\text{CS}}$  low. The 8-bit READ instruction is transmitted to the 25LC1024 followed by the 24-bit address, with seven MSBs of the address being "don't care" bits. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin.

The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (1FFFFh), the address counter rolls over to address, 00000h, allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the  $\overline{\text{CS}}$  pin (Figure 3-1).

FIGURE 3-1: READ SEQUENCE



## 3.3 Write Sequence

Prior to any attempt to write data to the 25LC1024, the write enable latch must be set by issuing the  $_{\tt WREN}$  instruction (Figure 3-4). This is done by setting  $\overline{\tt CS}$  low and then clocking out the proper instruction into the 25LC1024. After all eight bits of the instruction are transmitted, the  $\overline{\tt CS}$  must be brought high to set the write enable latch. If the write operation is initiated immediately after the  $_{\tt WREN}$  instruction without  $\overline{\tt CS}$  being brought high, the data will not be written to the array because the write enable latch will not have been properly set.

A write sequence includes an automatic, self-timed erase cycle. It is not required to erase any portion of the memory prior to issuing a write command.

Once the write enable latch is set, the user may proceed by setting the  $\overline{\text{CS}}$  low, issuing a WRITE instruction, followed by the 24-bit address, with seven MSBs of the address being "don't care" bits, and then the data to be written. Up to 256 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

**Note:** When doing a write of less than 256 bytes, the data in the rest of the page are refreshed along with the data bytes being written. This will force the entire page to

endure a write cycle and for this reason endurance is specified per page.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size – 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wrap around to the beginning of the current page (overwriting data previously stored there), instead of

being written to the next page as might be


expected. It is therefore necessary for the

application software to prevent page write operations that would attempt to cross a


For the data to be actually written to the array, the CS must be brought high after the Least Significant bit (D0) of the *n*<sup>th</sup> data byte has been clocked in. If  $\overline{\text{CS}}$  is brought high at any other time, the write operation will not be completed. Refer to Figure 3-2 and Figure 3-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WPEN, WIP, WEL, BP1 and BP0 bits (Figure 3-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.

page boundary.

### FIGURE 3-2: BYTE WRITE SEQUENCE



## FIGURE 3-3: PAGE WRITE SEQUENCE



## 3.4 Write Enable (WREN) and Write Disable (WRDI)

The 25LC1024 contains a write enable latch. See Table 3-4 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The  $\mathtt{WREN}$  instruction will set the latch, and the  $\mathtt{WRDI}$  will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

- · Power-up
- WRDI instruction successfully executed
- · WRSR instruction successfully executed
- WRITE instruction successfully executed
- · PE instruction successfully executed
- · SE instruction successfully executed
- · CE instruction successfully executed

FIGURE 3-4: WRITE ENABLE SEQUENCE (WREN)





FIGURE 3-5: WRITE DISABLE SEQUENCE (WRDI)



## 3.5 Read STATUS Register Instruction (RDSR)

The Read STATUS Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 3-2: STATUS REGISTER

7	6	5	4	3	2	1	0
W/R	_	_	_	W/R	W/R	R	R
WPEN	Χ	Χ	Χ	BP1	BP0	WEL	WIP

Note 1: W/R = writable/readable. R = read-only.


The **Write-In-Process (WIP)** bit indicates whether the 25LC1024 is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 3-4 and Figure 3-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile and are shown in Table 3-3.

See Figure 3-6 for the RDSR timing sequence.

FIGURE 3-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR)



## 3.6 Write STATUS Register Instruction (WRSR)

The Write STATUS Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 3-2. The user is able to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two or all four of the segments of the array. The partitioning is controlled as shown in Table 3-3.

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the  $\overline{\text{WP}}$  pin. The Write-Protect ( $\overline{\text{WP}}$ ) pin and the Write-Protect Enable (WPEN) bit in the STATUS register control the programmable hardware write-protect feature. Hardware write protection is enabled when  $\overline{\text{WP}}$  pin is low and the WPEN bit is high. Hardware write protection is disabled when either the  $\overline{\text{WP}}$  pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the STATUS register are disabled. See Table 3-4 for a matrix of functionality on the WPEN bit.

See Figure 3-7 for the WRSR timing sequence.

TABLE 3-3: ARRAY PROTECTION


BP1	BP0	Array Addresses Write-Protected	Array Addresses Unprotected
0	0	none	All (Sectors 0, 1, 2 & 3) (00000h-1FFFFh)
0	1	Upper 1/4 (Sector 3) (18000h-1FFFFh)	Lower 3/4 (Sectors 0, 1 & 2) (00000h-17FFFh)
1	0	Upper 1/2 (Sectors 2 & 3) (10000h-1FFFFh)	Lower 1/2 (Sectors 0 & 1) (00000h-0FFFFh)
1	1	All (Sectors 0, 1, 2 & 3) (00000h-1FFFFh)	none

TABLE 3-4: WRITE-PROTECT FUNCTIONALITY MATRIX

WEL (SR bit 1)	WPEN (SR bit 7)	WP (pin 3)	Protected Blocks	Unprotected Blocks	STATUS Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Writable	Writable
1	1	0 (low)	Protected	Writable	Protected
1	1	1 (high)	Protected	Writable	Writable

**Note 1:** x = don't care

FIGURE 3-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)



### 3.7 PAGE ERASE


The Page Erase instruction will erase all bits (FFh) inside the given page. A Write Enable (WREN) instruction must be given prior to attempting a Page Erase. This is done by setting  $\overline{\text{CS}}$  low and then clocking out the proper instruction into the 25LC1024. After all eight bits of the instruction are transmitted, the  $\overline{\text{CS}}$  must be brought high to set the write enable latch.

The Page Erase instruction is entered by driving  $\overline{\text{CS}}$  low, followed by the instruction code (Figure 3-8) and three address bytes. Any address inside the page to be erased is a valid address.

 $\overline{\text{CS}}$  must then be driven high after the last bit if the address or the Page Erase will not execute. Once the  $\overline{\text{CS}}$  is driven high, the self-timed Page Erase cycle is started. The WIP bit in the STATUS register can be read to determine when the Page Erase cycle is complete.

If a Page Erase instruction is given to an address that has been protected by the Block Protect bits (BP0, BP1), then the sequence will be aborted and no erase will occur.

### FIGURE 3-8: PAGE ERASE SEQUENCE



**Note 1:** This sequence initiates a self-timed internal write cycle on the rising edge of  $\overline{\text{CS}}$  after a valid sequence.

### 3.8 SECTOR ERASE

The Sector Erase instruction will erase all bits (FFh) inside the given sector. A Write Enable (WREN) instruction must be given prior to attempting a Sector Erase. This is done by setting  $\overline{\text{CS}}$  low and then clocking out the proper instruction into the 25LC1024. After all eight bits of the instruction are transmitted, the  $\overline{\text{CS}}$  must be brought high to set the write enable latch.


The Sector Erase instruction is entered by driving  $\overline{CS}$  low, followed by the instruction code (Figure 3-9) and three address bytes. Any address inside the sector to be erased is a valid address.

CS must then be driven high after the last bit if the address or the Sector Erase will not execute. Once the CS is driven high, the self-timed Sector Erase cycle is started. The WIP bit in the STATUS register can be read to determine when the Sector Erase cycle is complete.

If a sector erase instruction is given to an address that has been protected by the Block Protect bits (BP0, BP1), then the sequence will be aborted and no erase will occur.

See Table 3-3 for Sector Addressing.

FIGURE 3-9: SECTOR ERASE SEQUENCE



Note 1: This sequence initiates a self-timed internal write cycle on the rising edge of  $\overline{\text{CS}}$  after a valid sequence.

### 3.9 CHIP ERASE


The Chip Erase instruction will erase all bits (FFh) in the array. A Write Enable (WREN) instruction must be given prior to executing a Chip Erase. This is done by setting  $\overline{\text{CS}}$  low and then clocking out the proper instruction into the 25LC1024. After all eight bits of the instruction are transmitted, the  $\overline{\text{CS}}$  must be brought high to set the write enable latch.

The Chip Erase instruction is entered by driving the CS low, followed by the instruction code (Figure 3-10) onto the SI line.

The  $\overline{\text{CS}}$  pin must be driven high after the eighth bit of the instruction code has been given or the Chip Erase instruction will not be executed. Once the  $\overline{\text{CS}}$  pin is driven high, the self-timed Chip Erase instruction begins. While the device is executing the Chip Erase instruction, the WIP bit in the STATUS register can be read to determine when the Chip Erase instruction is complete.

The Chip Erase instruction is ignored if either of the Block Protect bits (BP0, BP1) are not 0, meaning 1/4, 1/2 or all of the array is protected.





### 3.10 DEEP POWER-DOWN MODE

Deep Power-Down mode of the 25LC1024 is its lowest power consumption state. The device will not respond to any of the Read or Write commands while in Deep Power-Down mode and therefore it can be used as an additional software write protection feature.


The Deep Power-Down mode is entered by driving  $\overline{\text{CS}}$  low, followed by the instruction  $\underline{\text{code}}$  (Figure 3-11) onto the SI line, followed by driving  $\overline{\text{CS}}$  high.

If the  $\overline{\text{CS}}$  pin is not driven high after the eighth bit of the instruction code has been given, the device will not execute Deep power-down. Once the  $\overline{\text{CS}}$  line is driven high, there is a delay (TDP) before the current settles to its lowest consumption.

All instructions given during Deep Power-Down mode are ignored except the Read Electronic Signature Command (RDID). The RDID command will release the device from Deep power-down and output the electronic signature on the SO pin; then it returns the device to Standby mode after delay (TREL).

Deep Power-Down mode automatically releases at device power-down. Once power is restored to the device, it will power-up in the Standby mode.

FIGURE 3-11: DEEP POWER-DOWN SEQUENCE




# 3.11 RELEASE FROM DEEP POWER-DOWN AND READ ELECTRONIC SIGNATURE

Once the device has entered Deep Power-Down mode, all instructions are ignored except the release from Deep Power-down and Read Electronic Signature command. This command can also be used when the device is not in Deep Power-down to read the electronic signature out on the SO pin unless another command is being executed such as Erase, Program or Write STATUS register.

Release from Deep Power-Down mode and Read Electronic Signature is entered by driving  $\overline{CS}$  low, followed by the RDID instruction code (Figure 3-12) and then a dummy address of 24 bits (A23-A0). After the last bit of the dummy address is clocked in, the 8-bit electronic signature is clocked out on the SO pin.


After the signature has been read out at least once, the sequence can be terminated by driving  $\overline{\text{CS}}$  high. The device will then return to Standby mode and will wait to be selected so it can be given new instructions. If additional clock cycles are sent after the electronic signature has been read once, it will continue to output the signature on the SO line until the sequence is terminated.

FIGURE 3-12: RELEASE FROM DEEP POWER-DOWN AND READ ELECTRONIC SIGNATURE



Driving  $\overline{\text{CS}}$  high after the 8-bit RDID command, but before the Electronic Signature has been transmitted, will still ensure the device will be taken out of Deep Power-Down mode. However, there is a delay TREL that occurs before the device returns to Standby mode (ICCS), as shown in Figure 3-13.

FIGURE 3-13: RELEASE FROM DEEP POWER-DOWN AND READ ELECTRONIC SIGNATURE



## 4.0 DATA PROTECTION

The following protection has been implemented to prevent inadvertent writes to the array:

- · The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

### 5.0 POWER-ON STATE

The 25LC1024 powers on in the following state:

- The device is in low-power Standby mode (CS = 1)
- · The write enable latch is reset
- · SO is in high-impedance state

A high-to-low level transition on  $\overline{\text{CS}}$  is required to enter active state

## 6.0 PACKAGING INFORMATION

## 6.1 Package Marking Information






8-Lead PDIP








Example



Example



Example



1 <sup>st</sup> Line Marking Codes									
Device	Device DFN-S PDIP SOIJ								
25LC1024	5LC1024	25LC1024	25LC1024						

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) RoHS compliant JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the RoHS compliant JEDEC designator


(e3), the marking will only appear on the outer carton or reel label.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for

customer-specific information.

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-122 Rev C Sheet 1 of 2

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Terminals	N		8			
Pitch	е		1.27 BSC			
Overall Height	Α	0.80	0.85	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Length	D	5.00 BSC				
Exposed Pad Length	D2	3.90	4.00	4.10		
Overall Width	E	6.00 BSC				
Exposed Pad Width	E2	2.20	2.30	2.40		
Terminal Width	b	0.30	0.40	0.50		
Terminal Length	L	0.50	0.60	0.75		
Terminal-to-Exposed-Pad	K	0.20	-	-		

#### Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one ore more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122 Rev C Sheet 2 of 2

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Contact Pitch E			
Optional Center Pad Width	X2			2.40
Optional Center Pad Length	Y2			4.10
Contact Pad Spacing	С		5.60	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.15
Contact Pad to Center Pad (X20)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2122 Rev C

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## ALTERNATE LEAD DESIGN (NOTE 5)



	INCHES						
Dimensio	MIN	NOM	MAX				
Number of Pins	N	8					
Pitch	е		.100 BSC				
Top to Seating Plane	Α	-	210				
Molded Package Thickness	A2	.115	.130	.195			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	Е	.290	.310	.325			
Molded Package Width	E1	.240	.250	.280			
Overall Length	D	.348	.365	.400			
Tip to Seating Plane	L	.115	.130	.150			
Lead Thickness	С	.008	.010	.015			
Upper Lead Width	b1	.040	.060	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	_	_	.430			

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


**lote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS						
Dimension	MIN	NOM	MAX				
Number of Pins	N		8				
Pitch	е		1.27 BSC				
Overall Height	Α	1.77	-	2.03			
Standoff §	A1	0.05		0.25			
Molded Package Thickness	A2	1.75	-	1.98			
Overall Width	П		7.94 BSC				
Molded Package Width	E1		5.25 BSC				
Overall Length	D		5.26 BSC				
Foot Length	Г	0.51	-	0.76			
Lead Thickness	C	0.15	-	0.25			
Lead Width	b	0.36	-	0.51			
Mold Draft Angle	Θ1	-	-	15°			
Lead Angle	Θ2	0°	-	8°			
Foot Angle	Θ3	0°	-	8°			


#### Notes:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units MILLIMETERS **Dimension Limits** MIN NOM MAX Contact Pitch Ε 1.27 BSC Z1 9.00 Overall Width C1 7.30 Contact Pad Spacing X1 0.65 Contact Pad Width (X8) Contact Pad Length (X8) Y1 1.70 Distance Between Pads G1 5.60 Distance Between Pads 0.62

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C

## APPENDIX A: REVISION HISTORY

## Revision E (08/21)

Replaced "Automotive" with "Extended" for E-temp products; Added Product Identification System section for Automotive; Updated DFN-S and PDIP package drawings; Updated Pin Description section; Replaced terminology "Master" and "Slave" with "Host" and "Client", respectively; Reformatted some sections for better readability.

## **Revision D (05/10)**

Revised Table 1-2, Param. No. 25 Conditions; Revised Section 2.2, added note; Updated SOIJ package drawings.

### Revision C (10/08)

Updated Package Drawings.

## **Revision B (5/2008)**

Modified parameter D006 in Table 1-1; Revised Package Marking Information; Replaced Package Drawings.

## **Revision A (10/2007)**

Initial release of this document.

## THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

## PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.		X	1)	– <u>x</u> T	<u> </u>	D	¢χ	Exan	nple	s:
Device	Option			Temperature Range P		Pac	kage	b)	Indus 25LC	1024-I/P = 1-Mbit, 2.5V Serial EEPROM, trial temp., PDIP package. 1024T-E/MF = 1-Mbit, 2.5V Serial EEPROM,
Device:			c)	Extended temp., Tape and Reel, DFN-S package. 25LC1024T-I/SM = 1-Mbit, 2.5V Serial EEPROM, Industrial temp., Tape and Reel, SOIJ package.						
Tape and Reel Option:	Blank T	= =	Standard pa Tape and Re	ckaging (tu eel <sup>(1)</sup>	ube)					
Temperature Range:	I E	= =	-40°C to+85 -40°C to+12							
Package:	MF	=			ead Package Lead (DFN-S)			Note	1:	Tape and Reel identifier only appears in the cat- alog part number description. This identifier is
	Р	=	Plastic Dual	In-Line – 3	00 mil Body, 8	3-Lead	(PDIP)			used for ordering purposes and is not printed
	SM	=	Plastic Smal 8-Lead (SOI		Wide, 5.28 m	m Bod	y,			on the device package. Check with your Micro- chip Sales Office for package availability with the Tape and Reel option

## PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device Ta	X <sup>(1)</sup> pe and Optior	Reel	-X /XX XXX (2,3)  Temperature Package Variant Range
Device:	25LC10	024	1-Mbit, 2.5V, SPI Serial EEPROM
Tape and Reel Option:	Blank T	= =	Standard packaging (tube) Tape and Reel (1)
Temperature Range:	I E	= =	-40°C to+85°C (AEC-Q100 Grade 3) -40°C to+125°C (AEC-Q100 Grade 1)
Package:	SM	=	Plastic Small Outline – Wide, 5.28 mm Body, 8-Lead (SOIJ)
Variant: <sup>(2,3)</sup>	16KVA 16KVX	-	Standard Automotive, 16K Process Customer-Specific Automotive, 16K Process

### Examples:

- a) 25LC1024-E/SM16KVAO = 1-Mbit, 2.5V Serial EEPROM, Automotive Grade 1, SOIJ package.
- b) 25LC1024T-E/SM16KVAO = 1-Mbit, 2.5V Serial EEPROM, Automotive Grade 1, Tape and Reel, SOIJ package.
- Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
  - 2: The VAO/VXX automotive variants have been designed, manufactured, tested and qualified in accordance with AEC-Q100 requirements for automotive applications.
  - For customers requesting a PPAP, a customer-specific part number will be generated and provided. A PPAP is not provided for VAO part numbers.

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8699-2



## **Worldwide Sales and Service**

### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

**Germany - Garching** Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820