

EFR32MG1 Mighty Gecko SoC with Integrated Serial Flash Data Sheet

The Mighty Gecko family of SoCs is part of the Wireless Gecko multi-protocol portfolio.


The EFR32MG1x632 and EFR32MG1x732 Mighty Gecko ICs integrate a 512 kB serial flash in the package to support over the air updates. This 5x5 QFN32 package is ideal for space constrained products that need to support ZigBee, Thread, BLE and proprietary networks.

Mighty Gecko applications include:

- · Connected Home
- Lighting
- · Home and Building Automation and Security

KEY FEATURE

- 32-bit ARM® Cortex®-M4 core with 40 MHz maximum operating frequency
- Scalable Radio configuration options available in QFN32 package
- 512 kB co-packaged serial flash for over the air updates
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator and Random Number Generator
- Integrated 2.4 GHz balun and PA with up to 19.5 dBm transmit power
- 125 °C operating temperature ideal for connected lighting applications



1. Feature List

The EFR32MG1 highlighted features are listed below.

· Low Power Wireless System-on-Chip.

- High Performance 32-bit 40 MHz ARM Cortex®-M4 with DSP instruction and floating-point unit for efficient signal processing
- · 256 kB flash program memory
- · 512 kB integrated serial flash memory
- · 32 kB RAM data memory
- · 2.4 GHz radio operation
- TX power up to 19.5 dBm

Low Energy Consumption

- 8.7 mA RX current at 2.4 GHz (1 Mbps GFSK)
- 9.8 mA RX current at 2.4 GHz (250 kbps O-QPSK DSSS)
- 8.2 mA TX current @ 0 dBm output power at 2.4 GHz
- 63 µA/MHz in Active Mode (EM0)
- 5.5 μA EM2 DeepSleep current (full RAM retention and RTCC running from LFXO)
- 5.1 µA EM3 Stop current (State/RAM retention)
- Wake on Radio with signal strength detection, preamble pattern detection, frame detection and timeout

· High Receiver Performance

- -92.5 dBm sensitivity @ 1 Mbit/s GFSK
- -99 dBm sensitivity @ 250 kbps O-QPSK DSSS

Supported Modulation Format

- · 2-FSK / 4-FSK with fully configurable shaping
- Shaped OQPSK / (G)MSK

· Supported Protocols:

- · Bluetooth Smart
- ZigBee[®]
- Thread
- · 2.4 GHz Proprietary Protocols

Support for Internet Security

- · General Purpose CRC
- · Random Number Generation
- Hardware Cryptographic Acceleration for AES 128/256, SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC

· Wide selection of MCU peripherals

- 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
- 2× Analog Comparator (ACMP)
- Digital to Analog Current Converter (IDAC)
- Up to 16 pins connected to analog channels (APORT) shared between Analog Comparators, ADC, and IDAC
- Up to 16 General Purpose I/O pins with output state retention and asynchronous interrupts
- · 8 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS)
- · 2×16-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels
- · 32-bit Real Time Counter and Calendar
- 16-bit Low Energy Timer for waveform generation
- 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
- 16-bit Pulse Counter with asynchronous operation
- Watchdog Timer with dedicated RC oscillator @ 50nA
- Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA)
- Low Energy UART (LEUART[™])
- I²C interface with SMBus support and address recognition in EM3 Stop

Wide Operating Range

- 2.3 V to 3.6 V single power supply
- Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 °C to 85 °C) and Extended (-40 °C to 125 °C) temperature grades available
- QFN32 5x5 mm Package

2. Ordering Information

Ordering Code	Protocol Stack	Frequency Band @ Max TX Power	Flash (kB)	Serial Flash (kB)	RAM (kB)	Temp Range
EFR32MG1P732F256GM32-C0	Bluetooth SmartZigBeeThreadZigBee RCProprietary	2.4 GHz @ 19.5 dBm	256	512	32	-40 to +85
EFR32MG1P732F256IM32-C0	Bluetooth SmartZigBeeThreadZigBee RCProprietary	2.4 GHz @ 19.5 dBm	256	512	32)	-40 to +125
EFR32MG1P632F256GM32-C0	Bluetooth SmartZigBeeThreadZigBee RCProprietary	2.4 GHz @ 16.5 dBm	256	512	32	-40 to +85
EFR32MG1P632F256IM32-C0	Bluetooth SmartZigBeeThreadZigBee RCProprietary	2.4 GHz @ 16.5 dBm	256	512	32	-40 to +125
EFR32MG1B732F256GM32-C0	 ZigBee Thread ZigBee RC	2.4 GHz @ 19.5 dBm	256	512	32	-40 to +85
EFR32MG1B732F256IM32-C0	ZigBeeThreadZigBee RC	2.4 GHz @ 19.5 dBm	256	512	32	-40 to +125
EFR32MG1B632F256GM32-C0	 ZigBee Thread ZigBee RC	2.4 GHz @ 16.5 dBm	256	512	32	-40 to +85
EFR32MG1B632F256IM32-C0	 ZigBee Thread ZigBee RC	2.4 GHz @ 16.5 dBm	256	512	32	-40 to +125




Figure 2.1. OPN Decoder

3. System Overview

3.1 Introduction

The EFR32 product family combines an energy-friendly MCU with a highly integrated radio transceiver. This section gives a short introduction to the full radio and MCU system. The detailed functional description can be found in the EFR32 Reference Manual.

A block diagram of the EFR32MG1 family is shown in Figure 3.1 Detailed EFR32MG1 Block Diagram on page 4. The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Ordering Information.




Figure 3.1. Detailed EFR32MG1 Block Diagram

3.2 Radio

The Mighty Gecko family features a highly configurable radio transceiver supporting a wide range of wireless protocols.

3.2.1 Antenna Interface

The 2.4 GHz antenna interface consists of two pins (2G4RF_IOP and 2G4RF_ION) that interface directly to the on-chip BALUN. The 2G4RF_ION pin should be grounded externally.

The external components and power supply connections for the antenna interface typical applications are shown in the RF Matching Networks section.

3.2.2 Fractional-N Frequency Synthesizer

The EFR32MG1 contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is used in receive mode to generate the LO frequency used by the down-conversion mixer. It is also used in transmit mode to directly generate the modulated RF carrier.

The fractional-N architecture provides excellent phase noise performance combined with frequency resolution better than 100 Hz, with low energy consumption. The synthesizer has fast frequency settling which allows very short receiver and transmitter wake up times to optimize system energy consumption.

3.2.3 Receiver Architecture

The EFR32MG1 uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion mixer, employing a crystal reference. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital converter (IFADC).

The IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, providing flexibility with respect to known interferers at the image frequency.

The Automatic Gain Control (AGC) module adjusts the receiver gain to optimize performance and avoid saturation for excellent selectivity and blocking performance. Devices are production-calibrated to improve image rejection performance.

Demodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow receive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and compensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by block and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS).

A Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF channel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value is associated with each received frame and the dynamic RSSI measurement can be monitored throughout reception.

The EFR32MG1 features integrated support for antenna diversity to improve link budget, using complementary control outputs to an external switch. Internal configurable hardware controls automatic switching between antennae during RF receive detection operations.

3.2.4 Transmitter Architecture

The EFR32MG1 uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls phase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping filter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shaping.

Carrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by the EFR32MG1. These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth between devices that otherwise lack synchronized RF channel access.

3.2.5 Wake on Radio

The Wake on Radio feature allows flexible, autonomous RF sensing, qualification, and demodulation without required MCU activity, using a subsystem of the EFR32MG1 including the Radio Controller (RAC), Peripheral Reflex System (PRS), and Low Energy peripherals.

3.2.6 RFSENSE

The RFSENSE module generates a system wakeup interrupt upon detection of wideband RF energy at the antenna interface, providing true RF wakeup capabilities from low energy modes including EM2, EM3 and EM4.

RFSENSE triggers on a relatively strong RF signal and is available in the lowest energy modes, allowing exceptionally low energy consumption. RFSENSE does not demodulate or otherwise qualify the received signal, but software may respond to the wakeup event by enabling normal RF reception.

Various strategies for optimizing power consumption and system response time in presence of false alarms may be employed using available timer peripherals.

3.2.7 Flexible Frame Handling

EFR32MG1 has an extensive and flexible frame handling support for easy implementation of even complex communication protocols. The Frame Controller (FRC) supports all low level and timing critical tasks together with the Radio Controller and Modulator/Demodulator:

- · Highly adjustable preamble length
- Up to 2 simultaneous synchronization words, each up to 32 bits and providing separate interrupts
- · Frame disassembly and address matching (filtering) to accept or reject frames
- · Automatic ACK frame assembly and transmission
- · Fully flexible CRC generation and verification:
 - · Multiple CRC values can be embedded in a single frame
 - 8, 16, 24 or 32-bit CRC value
 - · Configurable CRC bit and byte ordering
- · Selectable bit-ordering (least significant or most significant bit first)
- · Optional data whitening
- Optional Forward Error Correction (FEC), including convolutional encoding / decoding and block encoding / decoding
- · Half rate convolutional encoder and decoder with constraint lengths from 2 to 7 and optional puncturing
- · Optional symbol interleaving, typically used in combination with FEC
- · Symbol coding, such as Manchester or DSSS, or biphase space encoding using FEC hardware
- · UART encoding over air, with start and stop bit insertion / removal
- · Test mode support, such as modulated or unmodulated carrier output
- · Received frame timestamping

3.2.8 Packet and State Trace

The EFR32MG1 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- · Non-intrusive trace of transmit data, receive data and state information
- Data observability on a single-pin UART data output, or on a two-pin SPI data output
- · Configurable data output bitrate / baudrate
- · Multiplexed transmitted data, received data and state / meta information in a single serial data stream

3.2.9 Data Buffering

The EFR32MG1 features an advanced Radio Buffer Controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64 bytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.

3.2.10 Radio Controller (RAC)

The Radio Controller controls the top level state of the radio subsystem in the EFR32MG1. It performs the following tasks:

- Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry
- Run-time calibration of receiver, transmitter and frequency synthesizer
- · Detailed frame transmission timing, including optional LBT or CSMA-CA

3.2.11 Random Number Generator

The Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain. The data is suitable for use in cryptographic applications.

Output from the random number generator can be used either directly or as a seed or entropy source for software-based random number generator algorithms such as Fortuna.

3.3 Power

The EFR32MG1 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

3.3.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the dc-dc regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.3.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Patented RF noise mitigation allows operation of the DC-DC converter without degrading sensitivity of radio components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

3.4 General Purpose Input/Output (GPIO)

EFR32MG1 has up to 16 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.5 Clocking

3.5.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFR32MG1. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.5.2 Internal and External Oscillators

The EFR32MG1 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 38 to 40 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire debug port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.6 Counters/Timers and PWM

3.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

3.6.2 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes.

3.6.3 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.6.4 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.6.5 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.6.6 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.7 Communications and Other Digital Peripherals

3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA

3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.7.3 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.7.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.8 Security Features

3.8.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

3.8.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices support various levels of hardware-accelerated encryption, depending on the part number. AES-only devices support AES encryption and decryption with 128- or 256-bit keys. Full crypto support adds ECC over both GF(P) and GF(2^m), SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

3.9 Analog

3.9.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to analog modules ADC, ACMP, and IDAC on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

3.9.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

3.9.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 MSamples/s. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

3.9.4 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The current is programmable between 0.05 μ A and 64 μ A with several ranges with various step sizes.

3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFR32MG1. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset and watchdog reset.

3.11 Core and Memory

3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz
- · Memory Protection Unit (MPU) supporting up to 8 memory segments
- · Up to 256 kB flash program memory
- Up to 32 kB RAM data memory
- · Configuration and event handling of all modules
- · 2-pin Serial-Wire debug interface

3.11.2 Serial Flash

512 kB of high-speed, low-power serial flash is included in the system, accessible via a dedicated serial interface. The serial flash is internal to the package, requiring no additional area on the PCB. Software libraries enable easy API-level access to this memory space.

3.11.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.11.4 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller features 8 channels capable of performing memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

3.12 Memory Map

The EFR32MG1 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.




Figure 3.2. EFR32MG1 Memory Map — Core Peripherals and Code Space




Figure 3.3. EFR32MG1 Memory Map — Peripherals

3.13 Configuration Summary

The features of the EFR32MG1 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.1. Configuration Summary

Module	Configuration	Pin Connections
USART0	IrDA SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1		TIM1_CC[3:0]

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB} =25 °C and V_{DD} = 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω antenna.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise

Refer to Table 4.2 General Operating Conditions on page 15 for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-50	_	150	°C
External main supply voltage	V _{DDMAX}		0	_	3.6	V
External main supply voltage ramp rate	V _{DDRAMPMAX}		_		()1	V / µs
Voltage on any 5V tolerant GPIO pin ¹	V _{DIGPIN}		-0.3	N-\	Min of 5.25 and IOVDD +2	V
Voltage on non-5V tolerant GPIO pins			-0.3	_	IOVDD+0.3	V
Voltage on HFXO pins	V _{HFXOPIN}		-0.3	_	1.4	V
Input RF level on pins 2G4RF_IOP and 2G4RF_ION	P _{RFMAX2G4}	ço'	_	_	10	dBm
Voltage differential between RF pins (2G4RF_IOP - 2G4RF_ION)	V _{MAXDIFF2G4}	-0	-50	_	50	mV
Absolute Voltage on RF pins 2G4RF_IOP and 2G4RF_ION	V _{MAX2G4}	96	-0.3	_	3.3	V
Total current into VDD power lines (source)	I _{VDDMAX}	2	_	_	200	mA
Total current into VSS ground lines (sink)	I _{VSSMAX}		_	_	200	mA
Current per I/O pin (sink)	I _{IOMAX}		_	_	50	mA
Current per I/O pin (source)			_	_	50	mA
Current for all I/O pins (sink)	JIOALLMAX		_	_	200	mA
Current for all I/O pins (source)			_	_	200	mA
Voltage difference between AVDD and VREGVDD	ΔV_{DD}		_	_	0.3	V
Junction Temperature for -G grade devices	TJ		-40	_	105	°C
Junction Temperature for -I grade devices			-40	_	125	°C

Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- · VREGVDD must be the highest voltage in the system
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD
- RFVDD ≤ AVDD
- PAVDD ≤ AVDD

4.1.2.1 General Operating Conditions

Table 4.2. General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating temperature range		-G temperature grade, Ambient Temperature	-40	25	85	°C
		-I temperature grade, Junction Temperature	-40	25	125	°C
AVDD Supply voltage ¹	V _{AVDD}	4	2.3	3.3	3.6	V
VREGVDD Operating supply voltage ^{1 2}	V _{VREGVDD}	DCDC in regulation	2.4	3.3	3.6	V
		DCDC in bypass 50mA load	2.3	3.3	3.6	V
		DCDC not in use. DVDD externally shorted to VREGVDD	2.3	3.3 3.6	V	
/REGVDD Current	I _{VREGVDD}	DCDC in bypass, T _{amb} ≤ 85 °C	_	_	200	mA
		DCDC in bypass, T _{amb} > 85 °C	_	_	100	mA
RFVDD Operating supply voltage	V _{RFVDD}	70	1.62	_	V _{VREGVDD}	٧
DVDD Operating supply voltage	V _{DVDD}	S	1.62	_	V _{VREGVDD}	V
PAVDD Operating supply voltage	V _{PAVDD}		1.62	_	V _{VREGVDD}	V
OVDD Operating supply voltage	V _{IOVDD}		2.3	_	V _{VREGVDD}	V
Difference between AVDD and VREGVDD, ABS(AVDD- VREGVDD)	dV_{DD}		_	_	0.1	V
HFCLK frequency	f _{CORE}	0 wait-states (MODE = WS0) ³	_	_	26	MHz
		1 wait-states (MODE = WS1) ³	_	38.4	40	MHz

- 1. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate.
- 2. The minimum voltage required in bypass mode is calculated using R_{BYP} from the DCDC specification table. Requirements for other loads can be calculated as $V_{DVDD_min}+I_{LOAD}*R_{BYP_max}$
- 3. In MSC_READCTRL register

4.1.3 Thermal Characteristics

Table 4.3. Thermal Characteristics

	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance	THETA _{JA}	QFN32 Package, 2-Layer PCB, Air velocity = 0 m/s	_	85.2	_	°C/W
		QFN32 Package, 2-Layer PCB, Air velocity = 1 m/s	_	67.1	(°C/W
		QFN32 Package, 2-Layer PCB, Air velocity = 2 m/s	_	58.3	Ē	°C/W
		QFN32 Package, 4-Layer PCB, Air velocity = 0 m/s	_	36.9	(J	°C/W
		QFN32 Package, 4-Layer PCB, Air velocity = 1 m/s	_	32.4	_	°C/W
		QFN32 Package, 4-Layer PCB, Air velocity = 2 m/s	-	31	_	°C/W

4.1.4 DC-DC Converter

Test conditions: L_{DCDC} =4.7 μ H (Murata LQH3NPN4R7MM0L), C_{DCDC} =1.0 μ F (Murata GRM188R71A105KA61D), V_{DCDC_I} =3.3 V, V_{DCDC_O} =1.8 V, I_{DCDC_LOAD} =50 mA, Heavy Drive configuration, F_{DCDC_LN} =7 MHz, unless otherwise indicated.

Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{DCDC_I}	Bypass mode, I _{DCDC_LOAD} = 50 mA	2.3	_	V _{VREGVDD} _	V
		Low noise (LN) mode, 1.8 V output, I _{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V output, I _{DCDC_LOAD} = 10 mA	2.4	_	V _{VREGVDD} _ MAX	V
		Low noise (LN) mode, 1.8 V output, I _{DCDC_LOAD} = 200 mA	2.6		V _{VREGVDD} MAX	V
Output voltage programma- ble range ¹	V _{DCDC_O}		1.8	14	V _{VREGVDD}	V
Regulation DC Accuracy	ACC _{DC}	Low noise (LN) mode, 1.8 V target output	1.7	_	1.9	V
Regulation Window ²	WIN _{REG}	Low power (LP) mode, LPCMPBIAS ³ = 0, 1.8 V target output, I _{DCDC_LOAD} ≤ 75 µA	1.63	_	2.2	V
		Low power (LP) mode, LPCMPBIAS ³ = 3, 1.8 V target output, I _{DCDC_LOAD} ≤ 10 mA	1.63	_	2.1	V
Steady-state output ripple	V _R	Radio disabled.	_	3	_	mVpp
Output voltage under/over- shoot	V _{OV}	CCM Mode (LNFORCECCM ³ = 1), Load changes between 0 mA and 100 mA	_	_	150	mV
		DCM Mode (LNFORCECCM ³ = 0), Load changes between 0 mA and 10 mA	_	_	150	mV
		Overshoot during LP to LN CCM/DCM mode transitions compared to DC level in LN mode	_	200	_	mV
OK Pec		Undershoot during BYP/LP to LN CCM (LNFORCECCM ³ = 1) mode transitions compared to DC level in LN mode	_	50	_	mV
		Undershoot during BYP/LP to LN DCM (LNFORCECCM³ = 0) mode transitions compared to DC level in LN mode	_	125	_	mV
DC line regulation	V _{REG}	Input changes between V _{VREGVDD_MAX} and 2.4 V	_	0.1	_	%
DC load regulation	I _{REG}	Load changes between 0 mA and 100 mA in CCM mode	_	0.1	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max load current	I _{LOAD_MAX}	Low noise (LN) mode, Heavy Drive ⁴ , T _{amb} ≤ 85 °C	_	_	200	mA
		Low noise (LN) mode, Heavy Drive ⁴ , T _{amb} > 85 °C	_	_	100	mA
		Low noise (LN) mode, Medium Drive ⁴		100	mA	
	Low noise (LN) mode, Light Drive ⁴ Low power (LP) mode, LPCMPBIAS ³ = 0	_	_	50	mA	
			_	_	75	μA
		Low power (LP) mode, LPCMPBIAS ³ = 3	_		10	mA
DCDC nominal output capacitor	C _{DCDC}	25% tolerance	1	1	1	μF
DCDC nominal output inductor	L _{DCDC}	20% tolerance	4.7	4.7	4.7	μH
Resistance in Bypass mode	R _{BYP}		12	1.2	2.5	Ω

- 1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V_{VREGVDD}
- 2. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits
- 3. In EMU_DCDCMISCCTRL register
- 4. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.

4.1.5 Current Consumption

4.1.5.1 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = RFVDD = 3.3 V. $T_{OP} = 25 \text{ °C}$. EMU_PWRCFG_PWRCG=NODCDC. EMU_DCDCCTRL_DCDCMODE=BYPASS. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at $T_{OP} = 25 \text{ °C}$. See Figure 5.1 EFR32MG1 Typical Application Circuit: Direct Supply Configuration without DC-DC converter on page 64.

Table 4.5. Current Consumption 3.3V without DC/DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 Active mode with all peripherals disabled	I _{ACTIVE}	38.4 MHz crystal, CPU running while loop from flash ¹	_	130	0	μΑ/MHz
erais disabled		38 MHz HFRCO, CPU running Prime from flash	_	88) <u> </u>	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	-	100	105	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	70	112	_	
		26 MHz HFRCO, CPU running while loop from flash	_	102	106	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	222	350	μA/MHz
Current consumption in EM1 Sleep mode with all peripher-	I _{EM1}	38.4 MHz crystal ¹	_	65	_	μA/MHz
als disabled		38 MHz HFRCO	_	35	38	μΑ/MHz
		26 MHz HFRCO	_	37	41	μΑ/MHz
		1 MHz HFRCO	_	157		μΑ/MHz
Current consumption in EM2 Deep Sleep mode.	I _{EM2}	Full RAM retention and RTCC running from LFXO, serial flash in deep power down	_	6.3	_	μА
		4 kB RAM retention and RTCC running from LFRCO, serial flash in deep power down	_	6	9.2	μА
Current consumption in EM3 Stop mode	T _{EM3}	Full RAM retention and CRYO- TIMER running from ULFRCO, serial flash in deep power down	_	5.8	9.2	μА
Current consumption in EM4H Hibernate mode	I _{EM4}	128 byte RAM retention, RTCC running from LFXO	_	4.1	_	μА
×		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	3.65	_	μА
		128 byte RAM retention, no RTCC	_	3.65	4.7	μA
Current consumption in EM4S Shutoff mode	I _{EM4S}	no RAM retention, no RTCC	_	3.04	3.6	μА

Note:

1. CMU_HFXOCTRL_LOWPOWER=0

4.1.5.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD = 1.8 V DC-DC output. T_{OP} = $25 \,^{\circ}$ C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = $25 \,^{\circ}$ C. See Figure $5.2 \,^{\circ}$ EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64.

Table 4.6. Current Consumption 3.3V with DC-DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 Active mode with all peripherals disabled, DCDC in Low	I _{ACTIVE}	38.4 MHz crystal, CPU running while loop from flash ²	_	88	Ē	µA/MHz
Noise DCM mode ¹ .		38 MHz HFRCO, CPU running Prime from flash	_	63	0	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	71	_	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	-	78	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	70	76	_	μA/MHz
Current consumption in EM0 Active mode with all periph-		38.4 MHz crystal, CPU running while loop from flash ²	_	98	_	μA/MHz
erals disabled, DCDC in Low Noise CCM mode ³ .		38 MHz HFRCO, CPU running Prime from flash	_	75	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	81	_	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	88	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	94	_	μA/MHz
Current consumption in EM1	I _{EM1}	38.4 MHz crystal ²	_	49	_	μΑ/MHz
Sleep mode with all peripherals disabled, DCDC in Low		38 MHz HFRCO	_	32	_	μΑ/MHz
Noise DCM mode ¹ .		26 MHz HFRCO	_	38	_	μΑ/MHz
Current consumption in EM1		38.4 MHz crystal ²	_	61	_	μA/MHz
Sleep mode with all peripherals disabled, DCDC in Low	\mathcal{O}	38 MHz HFRCO	_	45	_	μΑ/MHz
Noise CCM mode ³ .		26 MHz HFRCO	_	58	_	μΑ/MHz
Current consumption in EM2 Deep Sleep mode. DCDC in Low Power mode ⁴ .	I _{EM2}	Full RAM retention and RTCC running from LFXO, serial flash in deep power down	_	5.5	_	μА
10		4 kB RAM retention and RTCC running from LFRCO, serial flash in deep power down	_	5.2	_	μА
Current consumption in EM3 Stop mode	I _{ЕМ3}	Full RAM retention and CRYO- TIMER running from ULFRCO, serial flash in deep power down	_	5.1	_	μА

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM4H Hibernate mode	I _{EM4}	128 byte RAM retention, RTCC running from LFXO	_	3.86	_	μA
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	3.58	_	μA
		128 byte RAM retention, no RTCC — 3.58	_	μA		
Current consumption in EM4S Shutoff mode	I _{EM4S}	no RAM retention, no RTCC	_	3.04	_	μА

Note:

- 1. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD
- 2. CMU_HFXOCTRL_LOWPOWER=0
- 3. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD
- 4. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPBIAS=3, LPCILIMSEL=1, ANASW=DVDD

4.1.5.3 Current Consumption Using Radio

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. T_{OP} = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = 25 °C. See Figure 5.2 EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64 or Figure 5.1 EFR32MG1 Typical Application Circuit: Direct Supply Configuration without DC-DC converter on page 64.

Table 4.7. Current Consumption Using Radio 3.3 V with DC-DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in re- ceive mode, active packet	I _{RX}	1 Mbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	8.7	_	mA
reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled)		802.15.4 receiving frame, F = 2.4 GHz, Radio clock prescaled by 3	_	9.8	_	mA
Current consumption in transmit mode (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled)	I _{TX}	F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 3	_	8.2	_	mA
	MILL	F = 2.4 GHz, CW, 3 dBm output power	_	16.5	_	mA
		F = 2.4 GHz, CW, 8 dBm output power	_	23.3	_	mA
C		F = 2.4 GHz, CW, 10.5 dBm output power	_	32.7	_	mA
20		F = 2.4 GHz, CW, 16.5 dBm output power, PAVDD connected directly to external 3.3V supply	_	83.9	_	mA
		F = 2.4 GHz, CW, 19.5 dBm output power, PAVDD connected directly to external 3.3V supply	_	126.7	_	mA
RFSENSE current consumption	IRFSENSE		_	51	_	nA

4.1.6 Wake up times

Table 4.8. Wake up times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wake up from EM2 Deep	t _{EM2_WU}	Code execution from flash	_	10.7	_	μs
Sleep		Code execution from RAM	_	3	_	μs
Wakeup time from EM1 Sleep	t _{EM1_WU}	Executing from flash	_	3	(AHB Clocks
		Executing from RAM	_	3	5	AHB Clocks
Wake up from EM3 Stop	t _{EM3_WU}	Executing from flash	_	10.7	V	μs
		Executing from RAM	_	3	<u> </u>	μs
Wake up from EM4H Hiber- nate ¹	t _{EM4H_WU}	Executing from flash	_	60	_	μs
Wake up from EM4S Shut-off ¹	t _{EM4S_WU}		76	290	_	μs

Note:

4.1.7 Brown Out Detector

Table 4.9. Brown Out Detector

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DVDDBOD threshold	V _{DVDDBOD}	DVDD rising	_	_	1.62	V
		DVDD falling	1.35	_	_	V
DVDD BOD hysteresis	V _{DVDDBOD_HYST}		_	24	_	mV
DVDD response time	t _{DVDDBOD_DELAY}	Supply drops at 0.1V/µs rate		2.4	_	μs
AVDD BOD threshold	V _{AVDDBOD}	AVDD rising	_	_	1.85	V
	\mathcal{O}	AVDD falling	1.62	_	_	V
AVDD BOD hysteresis	V _{AVDDBOD_HYST}		_	21	_	mV
AVDD response time	t _{AVDDBOD_DELAY}	Supply drops at 0.1V/µs rate	_	2.4	_	μs
EM4 BOD threshold	V _{EM4DBOD}	AVDD rising	_	_	1.7	V
		AVDD falling	1.45	_	_	V
EM4 BOD hysteresis	V _{EM4BOD_HYST}		<u> </u>	46	_	mV
EM4 response time	t _{EM4BOD_DELAY}	Supply drops at 0.1V/µs rate	_	300	_	μs

^{1.} Time from wakeup request until first instruction is executed. Wakeup results in device reset.

4.1.8 Frequency Synthesizer Characteristics

Table 4.10. Frequency Synthesizer Characteristics

RF Synthesizer Frequency range		Test Condition	Min	Тур	Max	l
	F _{RANGE_2400}	2.4 GHz frequency range	2400	_	2483.5	N
LO tuning frequency resolution with 38.4 MHz crystal	F _{RES_2400}	2400 - 2483.5 MHz	_	_	73	
Maximum frequency deviation with 38.4 MHz crystal	ΔF _{MAX_2400}		_	_	1677	

4.1.9 2.4 GHz RF Transceiver Characteristics

4.1.9.1 RF Transmitter General Characteristics for the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T_{OP} = 25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz. Test circuit according to Figure 5.2 EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64 and Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 65.

Table 4.11. RF Transmitter General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Maximum TX power ¹	POUT _{MAX}	19.5 dBm-rated part numbers. PAVDD connected directly to external 3.3V supply ²	_	19.5	O	dBm
		16.5 dBm-rated part numbers. PAVDD connected directly to external 3.3V supply	_	16.5	_	dBm
Minimum active TX Power	POUT _{MIN}	CW	10	-30	_	dBm
Output power step size	POUT _{STEP}	-5 dBm< Output power < 0 dBm	(-2)	1	_	dB
		0 dBm < output power < POUT _{MAX}	_	0.5	_	dB
Output power variation vs supply at POUT _{MAX}	POUT _{VAR_V}	1.85 V < V _{VREGVDD} < 3.3 V, PAVDD connected directly to ex- ternal supply, for output power > 10.5 dBm.	_	4.5	_	dB
		1.85 V < V _{VREGVDD} < 3.3 V using DC-DC converter	_	2.2	_	dB
Output power variation vs temperature at POUT _{MAX}	POUT _{VAR_T}	From -40 to +85 °C, PAVDD connected to DC-DC output	_	1.5	_	dB
		From -40 to +125 °C, PAVDD connected to DC-DC output	_	2.2	_	dB
		From -40 to +85 °C, PAVDD connected to external supply	_	1.5	_	dB
		From -40 to +125 °C, PAVDD connected to external supply	_	3.4	_	dB
Output power variation vs RF frequency at POUT _{MAX}	POUT _{VAR_F}	Over RF tuning frequency range	_	0.4	_	dB
RF tuning frequency range	F _{RANGE}		2400	_	2483.5	MHz

^{1.} Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of 2. Ordering Information

^{2.} For Bluetooth, the Maximum TX power on Channel 2456 is limited to +15 dBm to comply with In-band Spurious emissions.

4.1.9.2 RF Receiver General Characteristics for the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T_{OP} = 25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.440 GHz. Test circuit according to Figure 5.2 EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64 and Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 65.

Table 4.12. RF Receiver General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		2400	_	2483.5	MHz
Receive mode maximum spurious emission	SPUR _{RX}	30 MHz to 1 GHz	_	-57	5	dBm
		1 GHz to 12 GHz	_	-47	()	dBm
Max spurious emissions during active receive mode, per	SPUR _{RX_FCC}	216 MHz to 960 MHz, Conducted Measurement	_	-55.2	_	dBm
FCC Part 15.109(a)		Above 960 MHz, Conducted Measurement	_	-47.2	_	dBm
Level above which RFSENSE will trigger ¹	RFSENSE _{TRIG}	CW at 2.45 GHz	70	-24	_	dBm
Level below which RFSENSE will not trigger ¹	RFSENSE _{THRES}	<	_	-50	_	dBm
1% PER Sensitivity	SENS _{2GFSK}	2 Mbps 2GFSK signal ²	_	-89.2	_	dBm
0.1% BER Sensitivity		250 kbps 2GFSK signal	_	-99.1	_	dBm

- 1. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.
- 2. Channel at 2420 MHz will have degraded sensitivity. Sensitivity could be as high as -83dBm on this channel.

4.1.9.3 RF Transmitter Characteristics for Bluetooth Smart in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T_{OP} = 25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.44 GHz. Test circuit according to Figure 5.2 EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64 and Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 65.

Table 4.13. RF Transmitter Characteristics for Bluetooth Smart in the 2.4GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6dB bandwidth	TXBW		_	740	-	kHz
Power spectral density limit	PSD _{LIMIT}	Per FCC part 15.247 at 10 dBm	_	-6.5	05)	dBm/ 3kHz
		Per FCC part 15.247 at 20 dBm	_	-2.6		dBm/ 3kHz
		Per ETSI 300.328 at 10 dBm/1 MHz	_	10	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP _{ETSI328}	99% BW at highest and lowest channels in band	10	1.1	_	MHz
In-band spurious emissions	SPUR _{INB}	At ±2 MHz	(-2)	-39.8	_	dBm
at 10 dBm, with allowed exceptions ¹		At ±3 MHz	_	-42.1	_	dBm
In-band spurious emissions		At ±2 MHz	_	_	-20	dBm
at 20 dBm, with allowed exceptions 1 2	A	At ±3 MHz	_	_	-30	dBm
Emissions of harmonics out- of-band, per FCC part 15.247	SPUR _{HRM_FCC}	2nd,3rd, 5, 6, 8, 9,10 harmonics; continuous transmission of modulated carrier	_	-47	_	dBm
Spurious emissions out-of- band, per FCC part 15.247, excluding harmonics cap- tured in SPUR _{HARM,FCC} . Re- stricted Bands	SPUR _{OOB_FCC}	Above 2.483 GHz or below 2.4 GHz; continuous transmission of modulated carrier ³	_	-47	_	dBm
Spurious emissions out-of- band, per FCC part 15.247, excluding harmonics cap- tured in SPUR _{HARM,FCC} . Non Restricted Bands	Mill	Above 2.483 GHz or below 2.4 GHz; continuous transmission of modulated carrier	_	-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328	SPUR _{ETSI328}	[2400-BW to 2400] MHz, [2483.5 to 2483.5+BW] MHz	_	-16	_	dBm
6		[2400-2BW to 2400-BW] MHz, [2483.5+BW to 2483.5+2BW] MHz per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440	SPUR _{ETSI440}	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	_	dBm
7		25-1000 MHz	_	-42	_	dBm
		1-12 GHz	_	-36	_	dBm

Parameter Symbol Test Condition Min Typ Max Unit

- 1. Per Bluetooth Core_4.2, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency which is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.
- 2. For 2456 MHz, a maximum output power of 15 dBm is used to achieve this value.
- 3. For 2480 MHz, a maximum duty cycle of 20% is used to achieve this value.

4.1.9.4 RF Receiver Characteristics for Bluetooth Smart in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T_{OP} = 25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.440 GHz. Test circuit according to Figure 5.2 EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64 and Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 65.

Table 4.14. RF Receiver Characteristics for Bluetooth Smart in the 2.4GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max usable receiver input level, 0.1% BER	SAT	Signal is reference signal ¹ . Packet length is 20 bytes.	_	10	ċ	dBm
Sensitivity, 0.1% BER ²	SENS	Signal is reference signal ¹ . Using DC-DC converter	_	-92.5	0	dBm
		With non-ideal signals as specified in RF-PHY.TS.4.2.2, section 4.6.1	_	-92	_	dBm
Signal to co-channel interferer, 0.1% BER	C/I _{CC}	Desired signal 3 dB above reference sensitivity	(0)	8.3	_	dB
N+1 adjacent channel (1 MHz) selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	C/I ₁₊	Interferer is reference signal at +1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz		-3	_	dB
N-1 adjacent channel (1 MHz) selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	C/I ₁₋	Interferer is reference signal at -1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-0.5	_	dB
Alternate (2 MHz) selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	C/I ₂	Interferer is reference signal at ± 2 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-43	_	dB
Alternate (3 MHz) selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	C/I ₃	Interferer is reference signal at ±3 MHz offset. Desired frequency 2404 MHz ≤ Fc ≤ 2480 MHz	_	-46.7	_	dB
Selectivity to image frequency, 0.1% BER. Desired is reference signal at -67 dBm	C/I _{IM}	Interferer is reference signal at image frequency with 1 MHz precision	_	-38.7	_	dB
Selectivity to image frequency +1 MHz, 0.1% BER. Desired is reference signal at -67 dBm	C/I _{IM+1}	Interferer is reference signal at image frequency +1 MHz with 1 MHz precision	_	-48.2	_	dB
Blocking, 0.1% BER, Desired is reference signal at -67	BLOCK _{OOB}	Interferer frequency 30 MHz ≤ f ≤ 2000 MHz	_	-27	_	dBm
dBm. Interferer is CW in OOB range.		Interferer frequency 2003 MHz ≤ f ≤ 2399 MHz	_	-32	_	dBm
		Interferer frequency 2484 MHz ≤ f ≤ 2997 MHz	_	-32	_	dBm
		Interferer frequency 3 GHz ≤ f ≤ 12.75 GHz	_	-27	_	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Intermodulation performance	IM	Per Core_4.1, Vol 6, Part A, Section 4.4 with n = 3	_	-25.8	_	dBm
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		4	_	_	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		_	_	-101	dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX}	_	_	0.5	dB

- Jit rate = 1 1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 1 Mbps, desired data = PRBS9;

4.1.9.5 RF Transmitter Characteristics for 802.15.4 O-QPSK DSSS in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T=25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz. Test circuit according to Figure 5.2 EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64 and Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 65.

Table 4.15. RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Error vector magnitude (off- set EVM), per 802.15.4-2011, not including 2415 MHz channel ¹	EVM	Average across frequency. Signal is DSSS-OQPSK reference packet ²	_	5.5	S	% rms
Power spectral density limit	PSD _{LIMIT}	Relative, at carrier ±3.5 MHz	_	-26	<u> </u>	dBc
		Absolute, at carrier ±3.5 MHz ³	_	-36	_	dBm
		Per FCC part 15.247	-	-4.2	_	dBm/ 3kHz
		Output power level which meets 10dBm/MHz ETSI 300.328 specification	40	12	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP _{ETSI328}	99% BW at highest and lowest channels in band	_	2.25	_	MHz
Spurious emissions of harmonics in restricted bands per FCC Part 15.205/15.209, Emissions taken at Pout_Max power level of 19.5 dBm, PAVDD connected to external 3.3 V supply, Test Frequency is 2450 MHz	SPUR _{HRM_FCC_} R	Continuous transmission of modulated carrier	_	-45.8	_	dBm
Spurious emissions of harmonics in harmonics in non-restricted bands per FCC Part 15.247/15.35, Emissions taken at Pout_Max power level of 19.5 dBm, PAVDD connected to external 3.3 V supply, Test Frequency is 2450 MHz	SPUR _{HRM_FCC_} NRR	3	_	-26	_	dBc

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious emissions out-of- band in restricted bands (30-88 MHz), per FCC part 15.205/15.209, Emissions taken at Pout_Max power level of 19.5 dBm, PAVDD connected to external 3.3 V supply, Test Frequency = 2450 MHz	SPUR _{OOB_FCC_} R	Above 2.483 GHz or below 2.4 GHz; continuous transmission of modulated carrier ⁴		-52	_	dBm
Spurious emissions out-of- band in restricted bands (88-216 MHz), per FCC part 15.205/15.209, Emissions taken at Pout_Max power level of 19.5 dBm, PAVDD connected to external 3.3 V supply, Test Frequency = 2450 MHz			_	-62	05	dBm
Spurious emissions out-of- band in restricted bands (216-960 MHz), per FCC part 15.205/15.209, Emis- sions taken at Pout_Max power level of 19.5 dBm, PAVDD connected to exter- nal 3.3 V supply, Test Fre- quency = 2450 MHz		×0 ⁵	100	-57	_	dBm
Spurious emissions out-of- band in restricted bands (>960 MHz), per FCC part 15.205/15.209, Emissions taken at Pout_Max power level of 19.5 dBm, PAVDD connected to external 3.3 V supply, Test Frequency = 2450 MHz		suged,		-48	_	dBm
Spurious emissions out-of- band in non-restricted bands per FCC Part 15.247, Emis- sions taken at Pout_Max power level of 19.5 dBm, PAVDD connected to exter- nal 3.3 V supply, Test Fre- quency = 2450 MHz	SPUR _{OOB_FCC_} NR	Above 2.483 GHz or below 2.4 GHz; continuous transmission of modulated carrier	_	-26	_	dBc
Spurious emissions out-of-band; per ETSI 300.328 ⁵	SPUR _{ETSI328}	[2400-BW to 2400], [2483.5 to 2483.5+BW];		-16	_	dBm
		[2400-2BW to 2400-BW], [2483.5+BW to 2483.5+2BW]; per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440 ⁵	SPUR _{ETSI440}	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	_	dBm
		25-1000 MHz, excluding above frequencies	_	-42	_	dBm
		1G-14G	_	-36	_	dBm

Parameter	Symbol	Test Condition	Min	Tvp	Max	Unit
				- 7 P		

- 1. Typical EVM for the 2415 MHz channel is 7.9%
- 2. Reference packet is defined as 20 octet PSDU, modulated according to 802.15.4-2011 DSSS-OQPSK in the 2.4GHz band, with pseudo-random packet data content
- 3. For 2415 MHz, a maximum duty cycle of 50% is used to achieve this value.
- 4. For 2480 MHz, a maximum duty cycle of 20% is used to achieve this value.
- 5. Specified at maximum power output level of 10 dBm

4.1.9.6 RF Receiver Characteristics for 802.15.4 O-QPSK DSSS in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T=25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.445 GHz. Test circuit according to Figure 5.2 EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC) on page 64 and Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 65.

Table 4.16. RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max usable receiver input level, 1% PER	SAT	Signal is reference signal ¹ . Packet length is 20 octets.	_	10	-	dBm
Sensitivity, 1% PER ²	SENS	Signal is reference signal. Packet length is 20 octets. Using DC-DC converter.	_	-99	0	dBm
		Signal is reference signal. Packet length is 20 octets. Without DC-DC converter.	_	-99	_	dBm
Co-channel interferer rejection, 1% PER	CCR	Desired signal 10 dB above sensitivity limit	√ ⊗	-2.6		dB
High-side adjacent channel rejection, 1% PER. Desired is reference signal at 3dB above reference sensitivity level ³	ACR ₊₁	Interferer is reference signal at +1 channel-spacing.		33.75	_	dB
		Interferer is filtered reference signal ⁴ at +1 channel-spacing.	_	52.2	_	dB
		Interferer is CW at +1 channel-spacing. ⁵	_	58.6	_	dB
Low-side adjacent channel rejection, 1% PER. Desired	ACR ₋₁	Interferer is reference signal at -1 channel-spacing.	_	35	_	dB
is reference signal at 3dB above reference sensitivity level ³		Interferer is filtered reference signal 4 at -1 channel-spacing.	_	54.7	_	dB
		Interferer is CW at -1 channel-spacing.	_	60.1	_	dB
Alternate channel rejection, 1% PER. Desired is refer-	ACR ₂	Interferer is reference signal at ±2 channel-spacing	_	45.9	_	dB
ence signal at 3dB above reference sensitivity level ³		Interferer is filtered reference signal 4 at ±2 channel-spacing	_	56.8		dB
C		Interferer is CW at ±2 channel-spacing	_	65.5	_	dB
Image rejection , 1% PER, Desired is reference signal at 3dB above reference sensi- tivity level ³	IR	Interferer is CW in image band ⁵	_	49.3		dB
Blocking rejection of all other channels. 1% PER, Desired	BLOCK	Interferer frequency < Desired frequency - 3 channel-spacing	_	57.2	_	dB
is reference signal at 3dB above reference sensitivity level ³ . Interferer is reference signal.		Interferer frequency > Desired frequency + 3 channel-spacing	_	57.9	_	dB
Blocking rejection of 802.11g signal centered at +12MHz or -13MHz	BLOCK _{80211G}	Desired is reference signal at 6dB above reference sensitivity level ³	_	51.6	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		5	_	_	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		_	_	-98	dBm
RSSI resolution	RSSI _{RES}	over RSSI _{MIN} to RSSI _{MAX}	_	0.25	_	dB
RSSI accuracy in the linear region as defined by 802.15.4-2003	RSSI _{LIN}		_	±1	7	dB

Note:

- 1. Reference signal is defined as O-QPSK DSSS per 802.15.4, Frequency range = 2400-2483.5 MHz, Symbol rate = 62.5 ksymbols/s
- 2. Receive sensitivity on 802.15.4 channel 14 is -98 dBm
- 3. Reference sensitivity level is -85 dBm
- 4. Filter is characterized as a symmetric bandpass centered on the adjacent channel having a 3dB bandwidth of 4.6 MHz and stop-band rejection better than 26 dB beyond 3.15 MHz from the adjacent carrier.
- 5. Due to low-IF frequency, there is some overlap of adjacent channel and image channel bands. Adjacent channel CW blocker tests place the Interferer center frequency at the Desired frequency ±5 MHz on the channel raster, whereas the image rejection test places the CW interferer near the image frequency of the Desired signal carrier, regardless of the channel raster.

4.1.10 Modem Features

Table 4.17. Modem Features

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Receive Bandwidth	RX _{Bandwidth}	Configurable range with 38.4 MHz crystal	0.1	_	2530	kHz
IF Frequency	IF _{Freq}	Configurable range with 38.4 MHz crystal. Selected steps available.	150	_	1371	kHz
DSSS symbol length	DSSS _{Range}	Configurable in steps of 1 chip	2	_	32	chips
DSSS Bits per symbol	DSSS _{BitPerSym}	Configurable	1	_	4	bits/ symbol

4.1.11 Oscillators

4.1.11.1 LFXO

Table 4.18. LFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f _{LFXO}		_	32.768	_	kHz
Supported crystal equivalent series resistance (ESR)	ESR _{LFXO}		_	_	70	kΩ
Supported range of crystal load capacitance ¹	C _{LFXO_CL}		6	-	18	pF
On-chip tuning cap range ²	C _{LFXO_T}	On each of LFXTAL_N and LFXTAL_P pins	8		40	pF
On-chip tuning cap step size	SS _{LFXO}		_	0.25	_	pF
Current consumption after startup ³	I _{LFXO}	ESR = $70 \text{ k}\Omega$, $C_L = 7 \text{ pF}$, $GAIN^4 = 3$, $AGC^4 = 1$	10	273	_	nA
Start- up time	t _{LFXO}	ESR=70 k Ω , C _L =7 pF, GAIN ⁴ =2	6	308	_	ms

- 1. Total load capacitance as seen by the crystal
- 2. The effective load capacitance seen by the crystal will be C_{LFXO_T} /2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.
- 3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register
- 4. In CMU LFXOCTRL register

4.1.11.2 HFXO

Table 4.19. HFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f _{HFXO}		38	38.4	40	MHz
Supported crystal equivalent series resistance (ESR)	ESR _{HFXO}	Crystal frequency 38.4 MHz	_	_	60	Ω
Supported range of crystal load capacitance ¹	C _{HFXO_CL}		6	_	12	þF
On-chip tuning cap range ²	C _{HFXO_T}	On each of HFXTAL_N and HFXTAL_P pins	9	20	25	pF
On-chip tuning capacitance step	SS _{HFXO}		_	0.04	_	pF
Startup time	t _{HFXO}	38.4 MHz, ESR = 50 Ω , C _L = 10 pF	-	300	_	μs
Frequency Tolerance for the crystal	FT _{HFXO}	38.4 MHz, ESR = 50 Ω , CL = 10 pF	-40	<u> </u>	40	ppm

Note:

- 1. Total load capacitance as seen by the crystal
- 2. The effective load capacitance seen by the crystal will be C_{HFXO_T} /2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.

4.1.11.3 LFRCO

Table 4.20. LFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f _{LFRCO}	ENVREF = 1 in CMU_LFRCOCTRL, T _{AMB} ≤ 85 °C	30.474	32.768	34.243	kHz
	O.C.	ENVREF = 1 in CMU_LFRCOCTRL, T _{AMB} > 85 °C	30.474	_	39.7	kHz
		ENVREF = 0 in CMU_LFRCOCTRL	30.474	32.768	33.915	kHz
Startup time	t _{LFRCO}		_	500	_	μs
Current consumption ¹	I _{LFRCO}	ENVREF = 1 in CMU_LFRCOCTRL	_	342	_	nA
		ENVREF = 0 in CMU_LFRCOCTRL	_	494	_	nA

Note:

1. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register

4.1.11.4 HFRCO and AUXHFRCO

Table 4.21. HFRCO and AUXHFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency Accuracy	fHFRCO	Any frequency band, across supply voltage and temperature	-2.5	_	2.5	%
Start-up time	t _{HFRCO}	f _{HFRCO} ≥ 19 MHz	_	300	_	ns
		4 < f _{HFRCO} < 19 MHz	_	1	ے (μs
		f _{HFRCO} ≤ 4 MHz	_	2.5	6	μs
Current consumption on all supplies	I _{HFRCO}	f _{HFRCO} = 38 MHz	_	204	228	μA
		f _{HFRCO} = 32 MHz	_	171	190	μA
		f _{HFRCO} = 26 MHz	_	147	164	μA
		f _{HFRCO} = 19 MHz		126	138	μA
		f _{HFRCO} = 16 MHz	-	110	120	μA
		f _{HFRCO} = 13 MHz	(-2)	100	110	μA
		f _{HFRCO} = 7 MHz	_	81	91	μA
		f _{HFRCO} = 4 MHz	_	33	35	μA
		f _{HFRCO} = 2 MHz	_	31	35	μA
		f _{HFRCO} = 1 MHz	_	30	35	μA
Step size	SS _{HFRCO}	Coarse (% of period)	_	0.8	_	%
		Fine (% of period)	_	0.1	_	%
Period Jitter	PJ _{HFRCO}		_	0.2	_	% RMS

4.1.11.5 ULFRCO

Table 4.22. ULFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	fulfrco		0.95	1	1.07	kHz

4.1.12 Primary Flash Memory Characteristics

Table 4.23. Primary Flash Memory Characteristics¹

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
Flash erase cycles before failure	EC _{FLASH}			10000	_	_	cycles
Flash data retention	RET _{FLASH}	T _{AMB} ≤ 85 °C		10	_	_	years
		T _{AMB} ≤ 125 °C		10	_		years
Word (32-bit) programming time	t _{W_PROG}			20	26	40	μs
Page erase time	t _{PERASE}			20	27	40	ms
Mass erase time	t _{MERASE}			20	27	40	ms
Device erase time ²	t _{DERASE}	T _{AMB} ≤ 85 °C		_	60	74	ms
		T _{AMB} ≤ 125 °C		0	60	78	ms
Page erase current ³	I _{ERASE}			7	_	3	mA
Mass or Device erase current ³			*	_	_	5	mA
Write current ³	I _{WRITE}		(O)	_	_	3	mA

Note:

- 1. Flash data retention information is published in the Quarterly Quality and Reliability Report.
- 2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW)
- 3. Measured at 25°C

4.1.13 Serial Flash Memory Characteristics

Table 4.24. Serial Flash Memory Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Serial flash erase cycles be- fore failure	EC _{SFLASH}		100000	_	_	cycles
Serial flash data retention	RET _{SFLASH}		20	_	_	years
Page Program Time	t _{PPROG}	1 to 256 Bytes	_	0.5	0.8	ms
Erase Time	t _{ERASE}	4 kByte Sector	_	70	300	ms
		32 kByte Block	_	130	500	ms
		64 kByte Block	_	200	1000	ms
		Full Erase		1.5	3	s

4.1.14 GPIO

Table 4.25. GPIO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V _{IOIL}		_	_	IOVDD*0.3	٧
Input high voltage	V _{IOIH}		IOVDD*0.7	_	_	V
Output high voltage relative	V _{IOOH}	Sourcing 3 mA, IOVDD ≥ 3 V,	IOVDD*0.8	_	-, (V
to IOVDD		DRIVESTRENGTH ¹ = WEAK				9
		Sourcing 1.2 mA, IOVDD ≥ 2.3 V,	IOVDD*0.6	_	0.50	V
		DRIVESTRENGTH ¹ = WEAK			V	
		Sourcing 20 mA, IOVDD ≥ 3 V,	IOVDD*0.8		_	V
		DRIVESTRENGTH ¹ = STRONG		N		
		Sourcing 8 mA, IOVDD ≥ 2.3 V,	IOVDD*0.6	7-	_	V
		DRIVESTRENGTH ¹ = STRONG	10)		
Output low voltage relative to	V _{IOOL}	Sinking 3 mA, IOVDD ≥ 3 V,		_	IOVDD*0.2	V
IOVDD		DRIVESTRENGTH ¹ = WEAK				
		Sinking 1.2 mA, IOVDD ≥ 2.3 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH ¹ = WEAK				
		Sinking 20 mA, IOVDD ≥ 3 V,	_	_	IOVDD*0.2	V
		DRIVESTRENGTH ¹ = STRONG				
		Sinking 8 mA, IOVDD ≥ 2.3 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH ¹ = STRONG				
Input leakage current	I _{IOLEAK}	All GPIO except LFXO pins, GPIO ≤ IOVDD, T _{amb} ≤ 85 °C	_	0.1	30	nA
		LFXO Pins, GPIO ≤ IOVDD, T _{amb} ≤ 85 °C	_	0.1	50	nA
		All GPIO except LFXO pins, GPIO ≤ IOVDD, T _{AMB} > 85 °C	_	_	110	nA
		LFXO Pins, GPIO ≤ IOVDD, T _{AMB} > 85 °C	_	_	250	nA
Input leakage current on 5VTOL pads above IOVDD	I _{5VTOLLEAK}	IOVDD < GPIO ≤ IOVDD + 2 V	_	3.3	15	μА
I/O pin pull-up resistor	R _{PU}		30	43	65	kΩ
I/O pin pull-down resistor	R _{PD}		30	43	65	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t _{IOGLITCH}		20	25	35	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output fall time, From 70%	t _{IOOF}	C _L = 50 pF,	_	1.8	_	ns
to 30% of V _{IO}		DRIVESTRENGTH ¹ = STRONG,				
		SLEWRATE ¹ = 0x6				
		C _L = 50 pF,	_	4.5	_	ns
		DRIVESTRENGTH ¹ = WEAK,				
		SLEWRATE ¹ = 0x6			+. (
Output rise time, From 30%	t _{IOOR}	C _L = 50 pF,	_	2.2		ns
to 70% of V _{IO}		DRIVESTRENGTH ¹ = STRONG,			0,0	
		SLEWRATE = 0x6 ¹				
		C _L = 50 pF,	_	7.4	_	ns
		DRIVESTRENGTH ¹ = WEAK,		N		
		SLEWRATE ¹ = 0x6	.0			

Note:

1. In GPIO_Pn_CTRL register

4.1.15 VMON

Table 4.26. VMON

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VMON Supply Current	I _{VMON}	In EM0 or EM1, 1 supply monitored	_	5.8	8.26	μA
		In EM0 or EM1, 4 supplies monitored	_	11.8	16.8	μA
		In EM2, EM3 or EM4, 1 supply monitored	_	62	_	nA
		In EM2, EM3 or EM4, 4 supplies monitored	_	99	_	nA
VMON Loading of Monitored	I _{SENSE}	In EM0 or EM1	_	2	_	μA
Supply		In EM2, EM3 or EM4	_	2	_	nA
Threshold range	V _{VMON_RANGE}		1.62	_	3.4	V
Threshold step size	N _{VMON_STESP}	Coarse	_	200	_	mV
		Fine	_	20	_	mV
Response time	t _{VMON_RES}	Supply drops at 1V/µs rate	_	460	_	ns
Hysteresis	V _{VMON_HYST}		_	26	_	mV

4.1.16 ADC

Table 4.27. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	V _{RESOLUTION}		6	_	12	Bits
Input voltage range	V _{ADCIN}	Single ended	0	_	2*V _{REF}	V
		Differential	-V _{REF}	_	V _{REF}	V
Input range of external reference voltage, single ended and differential	V _{ADCREFIN_P}		1	_	V _{AVDD}	9
Power supply rejection ¹	PSRR _{ADC}	At DC	_	80		dB
Analog input common mode rejection ratio	CMRR _{ADC}	At DC	_	80	_	dB
Current from all supplies, us-	I _{ADC_CONTI-}	1 Msps / 16 MHz ADCCLK,		301	350	μA
ing internal reference buffer. Continous operation. WAR- MUPMODE ² = KEEPADC- WARM	NOUS_LP	BIASPROG = 0, GPBIASACC = 1	70			
		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 1 ³	_	149	_	μА
		62.5 ksps / 1 MHz ADCCLK,	_	91	_	μΑ
		BIASPROG = 15, GPBIASACC = 1 ³				
Current from all supplies, using internal reference buffer. Duty-cycled operation. WAR-MUPMODE ² = NORMAL	IADC_NORMAL_LP	35 ksps / 16 MHz ADCCLK, BIASPROG = 0, GPBIASACC = 1	_	51	_	μА
		5 ksps / 16 MHz ADCCLK	_	9	_	μА
		BIASPROG = 0, GPBIASACC = 1				
Current from all supplies, using internal reference buffer.	I _{ADC_STAND}	125 ksps / 16 MHz ADCCLK,	_	117	_	μА
Duty-cycled operation. AWARMUPMODE ² = KEEP-	BY_LP	BIASPROG = 0, GPBIASACC = 1				
INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK,	_	79	_	μA
260		BIASPROG = 0, GPBIASACC = 1				
Current from all supplies, us-	I _{ADC_CONTI-}	1 Msps / 16 MHz ADCCLK,	_	345	_	μA
ing internal reference buffer. Continous operation. WAR-MUPMODE ² = KEEPADC-WARM	NOUS_HP	BIASPROG = 0, GPBIASACC = 0				
		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 0 ³	_	191	_	μА
		62.5 ksps / 1 MHz ADCCLK,	_	132	_	μA
		BIASPROG = 15, GPBIASACC = 0 ³				

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current from all supplies, us-	I _{ADC_NORMAL_HP}	35 ksps / 16 MHz ADCCLK,	_	102	_	μA
ing internal reference buffer. Duty-cycled operation. WAR-MUPMODE ² = NORMAL		BIASPROG = 0, GPBIASACC = 0				
		5 ksps / 16 MHz ADCCLK	_	17	_	μΑ
		BIASPROG = 0, GPBIASACC = 0				
Current from all supplies, us-	I _{ADC_STAND} - BY_HP	125 ksps / 16 MHz ADCCLK,	_	162	→ (μA
ing internal reference buffer. Duty-cycled operation. AWARMUPMODE ² = KEEP-		BIASPROG = 0, GPBIASACC = 0			5	9)
INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK,	_	123	()	μA
		BIASPROG = 0, GPBIASACC = 0				
Current from HFPERCLK	I _{ADC_CLK}	HFPERCLK = 16 MHz	_	140	_	μA
ADC Clock Frequency	f _{ADCCLK}		-0	_	16	MHz
Throughput rate	f _{ADCRATE}			_	1	Msps
Conversion time ⁴	t _{ADCCONV}	6 bit	_	7	_	cycles
		8 bit	_	9	_	cycles
		12 bit	_	13	_	cycles
Startup time of reference generator and ADC core	tadcstart	WARMUPMODE ² = NORMAL	_	_	5	μs
generator and 7.20 core		WARMUPMODE ² = KEEPIN- STANDBY	_	_	2	μs
		WARMUPMODE ² = KEEPINSLO- WACC	_	_	1	μs
SNDR at 1Msps and f _{in} = 10kHz	SNDR _{ADC}	Internal reference, 2.5 V full-scale, differential (-1.25, 1.25)	58	67	_	dB
		vrefp_in = 1.25 V direct mode with 2.5 V full-scale, differential	_	68	_	dB
Spurious-Free Dynamic Range (SFDR)	SFDR _{ADC}	1 MSamples/s, 10 kHz full-scale sine wave	_	75	_	dB
Input referred ADC noise, rms	V _{REF_NOISE}	Including quantization noise and distortion	_	380	_	μV
Offset Error	V _{ADCOFFSETERR}		-3	0.25	3	LSB
Gain error in ADC	V _{ADC_GAIN}	Using internal reference	_	-0.2	5	%
*		Using external reference	_	-1	_	%
Differential non-linearity (DNL)	DNL _{ADC}	12 bit resolution	-1	_	2	LSB
Integral non-linearity (INL), End point method	INL _{ADC}	12 bit resolution	-6	_	6	LSB
Temperature Sensor Slope	V _{TS_SLOPE}		_	-1.84	_	mV/°C

Parameter Symbol Test Condition Min Тур Max Unit

- 1. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL Not Recommended for New Design
 - 2. In ADCn_CNTL register
 - 3. In ADCn_BIASPROG register

4.1.17 IDAC

Table 4.28. IDAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Number of Ranges	N _{IDAC_RANGES}		_	4	_	- 6
Output Current	I _{IDAC_OUT}	RANGSEL ¹ = RANGE0	0.05	_	1.6	μΑ
		RANGSEL ¹ = RANGE1	1.6	_	4.7	μA
		RANGSEL ¹ = RANGE2	0.5	_	16	μA
		RANGSEL ¹ = RANGE3	2	_	64	μA
Linear steps within each range	N _{IDAC_STEPS}		_	32		
Step size	SS _{IDAC}	RANGSEL ¹ = RANGE0	_	50	_	nA
		RANGSEL ¹ = RANGE1		100	_	nA
		RANGSEL ¹ = RANGE2	1-0	500	_	nA
		RANGSEL ¹ = RANGE3	17	2	_	μA
Total Accuracy, STEPSEL ¹ = 0x10	ACC _{IDAC}	EM0 or EM1, AVDD=3.3 V, T = 25 °C	-2	_	2	%
		EM0 or EM1	-18	_	22	%
		EM2 or EM3, Source mode, RANGSEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C	_	-2	_	%
		EM2 or EM3, Source mode, RANGSEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C	_	-1.7	_	%
		EM2 or EM3, Source mode, RANGSEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C	_	-0.8	_	%
	WII.	EM2 or EM3, Source mode, RANGSEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%
a ec	O,	EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C	_	-0.7	_	%
20		EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C	_	-0.6	_	%
70,		EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%
		EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%
Start up time	t _{IDAC_SU}	Output within 1% of steady state value	<u> </u>	5	_	μs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Settling time, (output settled	t _{IDAC_SETTLE}	Range setting is changed	_	5	_	μs
within 1% of steady state value)		Step value is changed	_	1	_	μs
Current consumption in EM0 or EM1 ²	I _{IDAC}	Source mode, excluding output current	_	8.9	13	μΑ
		Sink mode, excluding output current	_	12	16	μА
Current consumption in EM2 or EM3 ²		Source mode, excluding output current, duty cycle mode, T = 25 °C	_	1.04	(μΑ
		Sink mode, excluding output current, duty cycle mode, T = 25 °C	_	1.08	0	μA
		Source mode, excluding output current, duty cycle mode, T ≥ 85 °C	_	8.9	_	μА
		Sink mode, excluding output current, duty cycle mode, T ≥ 85 °C		12	_	μA
Output voltage compliance in source mode, source current		RANGESEL1=0, output voltage = min(V _{IOVDD} , V _{AVDD} ² -100 mv)	4	0.04	_	%
change relative to current sourced at 0 V		RANGESEL1=1, output voltage = min(V _{IOVDD} , V _{AVDD} ² -100 mV)	_	0.02	_	%
		RANGESEL1=2, output voltage = min(V _{IOVDD} , V _{AVDD} ² -150 mV)	_	0.02	_	%
		RANGESEL1=3, output voltage = min(V _{IOVDD} , V _{AVDD} ² -250 mV)	_	0.02	_	%
Output voltage compliance in sink mode, sink current	I _{COMP_SINK}	RANGESEL1=0, output voltage = 100 mV	_	0.18	_	%
change relative to current sunk at IOVDD		RANGESEL1=1, output voltage = 100 mV	_	0.12	_	%
		RANGESEL1=2, output voltage = 150 mV	_	0.08	_	%
		RANGESEL1=3, output voltage = 250 mV	_	0.02		%

- 1. In IDAC_CURPROG register
- 2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU_PWRCTRL register and PWRSEL in the IDAC_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0, ANASW selects between AVDD (0) and DVDD (1).

4.1.18 Analog Comparator (ACMP)

Table 4.29. ACMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{ACMPIN}	ACMPVDD = ACMPn_CTRL_PWRSEL ¹	0	_	V _{ACMPVDD}	v c
Supply Voltage	V _{ACMPVDD}	BIASPROG ² \leq 0x10 or FULL- BIAS ² = 0	1.85	_	V _{VREGVDD} _	V
		$0x10 < BIASPROG^2 \le 0x20$ and FULLBIAS ² = 1	2.1	_	V _{VREGVDD} _	V
Active current not including	I _{ACMP}	BIASPROG ² = 1, FULLBIAS ² = 0	_	50	(nA
voltage reference		BIASPROG ² = 0x10, FULLBIAS ² = 0	_	306	_	nA
		BIASPROG ² = 0x20, FULLBIAS ² = 1	-0	74	95	μА
Current consumption of inter- nal voltage reference	I _{ACMPREF}	VLP selected as input using 2.5 V Reference / 4 (0.625 V)	4	50	_	nA
		VLP selected as input using VDD		20	_	nA
		VBDIV selected as input using 1.25 V reference / 1	· –	4.1	_	μA
		VADIV selected as input using VDD/1	_	2.4	_	μA
Hysteresis (V _{CM} = 1.25 V,	V _{ACMPHYST}	HYSTSEL ³ = HYST0	-1.75	0	1.75	mV
BIASPROG ² = $0x10$, FULL- BIAS ² = 1)		HYSTSEL ³ = HYST1	10	18	26	mV
		HYSTSEL ³ = HYST2	21	32	46	mV
		HYSTSEL ³ = HYST3	27	44	63	mV
		HYSTSEL ³ = HYST4	32	55	80	mV
		HYSTSEL ³ = HYST5	38	65	100	mV
		HYSTSEL ³ = HYST6	43	77	121	mV
)	HYSTSEL ³ = HYST7	47	86	148	mV
		HYSTSEL ³ = HYST8	-4	0	4	mV
00		HYSTSEL ³ = HYST9	-27	-18	-10	mV
		HYSTSEL ³ = HYST10	-47	-32	-18	mV
O'Rec		HYSTSEL ³ = HYST11	-64	-43	-27	mV
10		HYSTSEL ³ = HYST12	-78	-54	-32	mV
		HYSTSEL ³ = HYST13	-93	-64	-37	mV
		HYSTSEL ³ = HYST14	-113	-74	-42	mV
		HYSTSEL ³ = HYST15	-135	-85	-47	mV

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Comparator delay ⁴	t _{ACMPDELAY}	$BIASPROG^2 = 1$, $FULLBIAS^2 = 0$	_	30	_	μs
		BIASPROG 2 = 0x10, FULLBIAS 2 = 0	_	3.7	_	μs
		BIASPROG ² = 0x20, FULLBIAS ² = 1	_	35	_	ns
Offset voltage	V _{ACMPOFFSET}	BIASPROG ² =0x10, FULLBIAS ² = 1	-35	_	35	mV
Reference Voltage	V _{ACMPREF}	Internal 1.25 V reference	1	1.25	1.47	У
		Internal 2.5 V reference	2	2.5	2.8	V
Capacitive Sense Internal Resistance	nal R _{CSRES}	CSRESSEL ⁵ = 0	_	inf	()	kΩ
Resistance		CSRESSEL ⁵ = 1	_	15	<u> </u>	kΩ
		CSRESSEL ⁵ = 2	_	27	_	kΩ
		CSRESSEL ⁵ = 3	^	39	_	kΩ
		CSRESSEL ⁵ = 4	1-0	51	_	kΩ
		CSRESSEL ⁵ = 5		102	_	kΩ
		CSRESSEL ⁵ = 6	_	164	_	kΩ
		CSRESSEL ⁵ = 7	_	239	_	kΩ

Note:

- 1. ACMPVDD is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD
- 2. In ACMPn_CTRL register
- 3. In ACMPn_HYSTERESIS register
- 4. ±100 mV differential drive
- 5. In ACMPn_INPUTSEL register

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given as:

I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}

I_{ACMPREF} is zero if an external voltage reference is used.

4.1.19 I2C

I2C Standard-mode (Sm)

Table 4.30. I2C Standard-mode (Sm)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	_	100	kHz
SCL clock low time	t _{LOW}		4.7	_	ے (μs
SCL clock high time	t _{HIGH}		4	_	6	μs
SDA set-up time	t _{SU,DAT}		250	-	(Z)-	ns
SDA hold time ³	t _{HD,DAT}		100		3450	ns
Repeated START condition set-up time	t _{SU,STA}		4.7	7-	_	μs
(Repeated) START condition hold time	t _{HD,STA}		4	_	_	μs
STOP condition set-up time	t _{SU,STO}		4	_	_	μs
Bus free time between a STOP and START condition	t _{BUF}		4.7	_	_	μs

- 1. For CLHR set to 0 in the I2Cn_CTRL register
- 2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual
- 3. The maximum SDA hold time (t_{HD.DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW})

I2C Fast-mode (Fm)

Table 4.31. I2C Fast-mode (Fm)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	_	400	kHz
SCL clock low time	t _{LOW}		1.3	_	_	μs
SCL clock high time	t _{HIGH}		0.6	_	₹.(μs
SDA set-up time	t _{SU,DAT}		100	_		ns
SDA hold time ³	t _{HD,DAT}		100	_	900	ns
Repeated START condition set-up time	t _{SU,STA}		0.6			μs
(Repeated) START condition hold time	t _{HD,STA}		0.6	4	_	μs
STOP condition set-up time	t _{SU,STO}		0.6	_	_	μs
Bus free time between a STOP and START condition	t _{BUF}	4	1,3	_	_	μs

Note:

- 1. For CLHR set to 1 in the I2Cn_CTRL register
- 2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual
- 3. The maximum SDA hold time $(t_{HD,DAT})$ needs to be met only when the device does not stretch the low time of SCL (t_{LOW})

I2C Fast-mode Plus (Fm+)

Table 4.32. I2C Fast-mode Plus (Fm+)¹

Parameter	Symbol Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}	0	_	1000	kHz
SCL clock low time	t _{LOW}	0.5	_	_	μs
SCL clock high time	thigh	0.26	_	_	μs
SDA set-up time	tsu,dat	50	_	_	ns
SDA hold time	t _{HD,DAT}	100	_	_	ns
Repeated START condition set-up time	t _{SU,STA}	0.26	_	_	μs
(Repeated) START condition hold time	t _{HD,STA}	0.26	_	_	μs
STOP condition set-up time	t _{SU,STO}	0.26	_	_	μs
Bus free time between a STOP and START condition	t _{BUF}	0.5	_	_	μs

- 1. For CLHR set to 0 or 1 in the I2Cn_CTRL register
- 2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual

4.1.20 USART SPI

SPI Master Timing

Table 4.33. SPI Master Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period ^{1 2}	tsclk		2 * t _{HFPERCLK}	_	-	ns
CS to MOSI 1 2	t _{CS_MO}		0	_	8	ns
SCLK to MOSI ^{1 2}	t _{SCLK_MO}		3	_	20	ns
MISO setup time ^{1 2}	t _{SU_MI}	IOVDD = 2.3 V	56		Q _	ns
		IOVDD = 3.0 V	37		_	ns
MISO hold time ^{1 2}	t _{H_MI}		6		_	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)
- 2. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})




Figure 4.1. SPI Master Timing Diagram

SPI Slave Timing

Table 4.34. SPI Slave Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCKL period ^{1 2}	t _{SCLK_sl}		2 * thfperclk	_	_	ns
SCLK high period ^{1 2}	t _{SCLK_hi}		3 * the	_	-	ns
SCLK low period ^{1 2}	t _{SCLK_lo}		3 * the	_	5	ns
CS active to MISO ^{1 2}	t _{CS_ACT_MI}		4		50	ns
CS disable to MISO ^{1 2}	t _{CS_DIS_MI}		4	-	50	ns
MOSI setup time ^{1 2}	t _{SU_MO}		4	1-	_	ns
MOSI hold time ^{1 2}	t _{H_MO}		3 + 2 * thpperclk	7-	_	ns
SCLK to MISO ^{1 2}	t _{SCLK_MI}		16 +	_	66 + 2 * t _{HFPERCLK}	ns

Note:

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)
- 2. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})




Figure 4.2. SPI Slave Timing Diagram

4.2 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

4.2.1 Supply Current




Figure 4.3. EM0 Active Mode Typical Supply Current




Figure 4.4. EM1 Sleep Mode Typical Supply Current

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.




Figure 4.5. EM2, EM3, EM4H and EM4S Typical Supply Current

4.2.2 DC-DC Converter

Default test conditions: CCM mode, LDCDC = $4.7 \mu H$, CDCDC = $1.0 \mu F$, VDCDC_I = 3.3 V, VDCDC_O = 1.8 V, FDCDC_LN = 7 MHz





Figure 4.6. DC-DC Converter Typical Performance Characteristics



4.2.3 Internal Oscillators




Figure 4.8. HFRCO and AUXHFRCO Typical Performance at 38 MHz




Figure 4.9. HFRCO and AUXHFRCO Typical Performance at 32 MHz




Figure 4.10. HFRCO and AUXHFRCO Typical Performance at 26 MHz




Figure 4.11. HFRCO and AUXHFRCO Typical Performance at 19 MHz




Figure 4.12. HFRCO and AUXHFRCO Typical Performance at 16 MHz




Figure 4.13. HFRCO and AUXHFRCO Typical Performance at 13 MHz




Figure 4.14. HFRCO and AUXHFRCO Typical Performance at 7 MHz




Figure 4.15. HFRCO and AUXHFRCO Typical Performance at 4 MHz




Figure 4.16. HFRCO and AUXHFRCO Typical Performance at 2 MHz




Figure 4.17. HFRCO and AUXHFRCO Typical Performance at 1 MHz




Figure 4.18. LFRCO Typical Performance at 32.768 kHz







Figure 4.19. ULFRCO Typical Performance at 1 kHz










Figure 4.20. 2.4 GHz RF Transmitter Output Power




Figure 4.21. 2.4 GHz RF Receiver Sensitivity

5. Typical Connection Diagrams

5.1 Power

Typical power supply connections for direct supply, without using the internal DC-DC converter, are shown in the following figure.




Figure 5.1. EFR32MG1 Typical Application Circuit: Direct Supply Configuration without DC-DC converter

Typical power supply circuits using the internal DC-DC converter are shown below. The MCU operates from the DC-DC converter supply. For low RF transmit power applications less than 13dBm, the RF PA may be supplied by the DC-DC converter. For OPNs supporting high power RF transmission, the RF PA must be directly supplied by VDD for RF transmit power greater than 13 dBm.




Figure 5.2. EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC)




Figure 5.3. EFR32MG1 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDD)

5.2 RF Matching Networks

Typical RF matching network circuit diagrams are shown in Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 65 for applications in the 2.4GHz band. Application-specific component values can be found in the EFR32 Reference Manual. For low RF transmit power applications less than 13dBm, the two-element match is recommended. For OPNs supporting high power RF transmission, the four-element match is recommended for high RF transmit power (> 13dBm).

2-Element Match for 2.4GHz Band

4-Element Match for 2.4GHz Band

PAVDD
PAVDD
PAVDD
2G4RF_IOP
2G4RF_ION
2

Figure 5.4. Typical 2.4 GHz RF impedance-matching network circuits

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN0002: "Hardware Design Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/32bit-appnotes).

6. Pin Definitions

6.1 EFR32MG1 QFN32 2.4 GHz Definition




Figure 6.1. EFR32MG1 QFN32 2.4 GHz Pinout

Table 6.1. QFN32 2.4 GHz Device Pinout

QF	FN32 Pin# and Name	Pin Alternate Functionality / Description				
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
0	VSS	Ground				\(\frac{1}{2}\)
1	PF0	BUSAX [ADC0: APORT1XCH16 ACMP0: APORT1XCH16 ACMP1: APORT1XCH16] BUSBY [ADC0: APORT2YCH16 ACMP0: APORT2YCH16 ACMP1: APORT2YCH16]	TIM0_CC0 #24 TIM0_CC1 #23 TIM0_CC2 #22 TIM0_CDTI0 #21 TIM0_CDTI1 #20 TIM0_CDTI2 #19 TIM1_CC0 #24 TIM1_CC1 #23 TIM1_CC2 #22 TIM1_CC3 #21 LE- TIM0_OUT0 #24 LETIM0_OUT1 #23 PCNT0_S0IN #24 PCNT0_S1IN #23	US0_TX #24 US0_RX #23 US0_CLK #22 US0_CS #21 US0_CTS #20 US0_RTS #19 LEU0_TX #24 LEU0_RX #23 I2C0_SDA #24 I2C0_SCL #23	FRC_DCLK #24 FRC_DOUT #23 FRC_DFRAME #22 MODEM_DCLK #24 MODEM_DIN #23 MODEM_DOUT #22 MODEM_ANT0 #21 MODEM_ANT1 #20	PRS_CH0 #0 PRS_CH1 #7 PRS_CH2 #6 PRS_CH3 #5 ACMP0_O #24 ACMP1_O #24 DBG_SWCLKTCK #0
2	PF1	BUSAY [ADC0: APORT1YCH17 ACMP0: APORT1YCH17 ACMP1: APORT1YCH17] BUSBX [ADC0: APORT2XCH17 ACMP0: APORT2XCH17 ACMP1: APORT2XCH17	TIM0_CC0 #25 TIM0_CC1 #24 TIM0_CC2 #23 TIM0_CDTI0 #22 TIM0_CDTI1 #21 TIM0_CDTI2 #20 TIM1_CC0 #25 TIM1_CC1 #24 TIM1_CC2 #23 TIM1_CC3 #22 LE- TIM0_OUT0 #25 LETIM0_OUT1 #24 PCNT0_S0IN #25 PCNT0_S1IN #24	US0_TX #25 US0_RX #24 US0_CLK #23 US0_CS #22 US0_CTS #21 US0_RTS #20 LEU0_TX #25 LEU0_RX #24 I2C0_SDA #25 I2C0_SCL #24	FRC_DCLK #25 FRC_DOUT #24 FRC_DFRAME #23 MODEM_DCLK #25 MODEM_DIN #24 MODEM_DOUT #23 MODEM_ANT0 #22 MODEM_ANT1 #21	PRS_CH0 #1 PRS_CH1 #0 PRS_CH2 #7 PRS_CH3 #6 ACMP0_O #25 ACMP1_O #25 DBG_SWDIOTMS #0
3	PF2	BUSAX [ADC0: APORT1XCH18 ACMP0: APORT1XCH18 ACMP1: APORT1XCH18] BUSBY [ADC0: APORT2YCH18 ACMP0: APORT2YCH18 ACMP1: APORT2YCH18]	TIMO_CC0 #26 TIMO_CC1 #25 TIMO_CC2 #24 TIMO_CDTI0 #23 TIMO_CDTI1 #22 TIMO_CDTI2 #21 TIM1_CC0 #26 TIM1_CC1 #25 TIM1_CC2 #24 TIM1_CC3 #23 LE- TIM0_OUT0 #26 LETIMO_OUT1 #25 PCNTO_S0IN #26 PCNTO_S1IN #25	US0_TX #26 US0_RX #25 US0_CLK #24 US0_CS #23 US0_CTS #22 US0_RTS #21 LEU0_TX #26 LEU0_RX #25 I2C0_SDA #26 I2C0_SCL #25	FRC_DCLK #26 FRC_DOUT #25 FRC_DFRAME #24 MODEM_DCLK #26 MODEM_DIN #25 MODEM_DOUT #24 MODEM_ANTO #23 MODEM_ANT1 #22	CMU_CLK0 #6 PRS_CH0 #2 PRS_CH1 #1 PRS_CH2 #0 PRS_CH3 #7 ACMP0_O #26 ACMP1_O #26 DBG_TDO #0 DBG_SWO #0 GPIO_EM4WU0

OF	N32 Pin# and		Pin Altern	ate Functionality / D	escription			
Q(I	Name		i iii Aiteiii		osciiption			
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other		
4	PF3	BUSAY [ADC0: APORT1YCH19 ACMP0: APORT1YCH19 ACMP1: APORT1YCH19] BUSBX [ADC0: APORT2XCH19 ACMP0: APORT2XCH19 ACMP1: APORT2XCH19]	TIMO_CC0 #27 TIMO_CC1 #26 TIMO_CC2 #25 TIMO_CDTI0 #24 TIMO_CDTI1 #23 TIMO_CDTI2 #22 TIM1_CC0 #27 TIM1_CC1 #26 TIM1_CC2 #25 TIM1_CC3 #24 LE- TIM0_OUT0 #27 LETIMO_OUT1 #26 PCNT0_S0IN #27 PCNT0_S1IN #26	US0_TX #27 US0_RX #26 US0_CLK #25 US0_CS #24 US0_CTS #23 US0_RTS #22 LEU0_TX #27 LEU0_RX #26 I2C0_SDA #27 I2C0_SCL #26	FRC_DCLK #27 FRC_DOUT #26 FRC_DFRAME #25 MODEM_DCLK #27 MODEM_DIN #26 MODEM_DOUT #25 MODEM_ANT0 #24 MODEM_ANT1 #23	CMU_CLK1 #6 PRS_CH0 #3 PRS_CH1 #2 PRS_CH2 #1 PRS_CH3 #0 ACMP0_O #27 ACMP1_O #27 DBG_TDI #0		
5	RFVDD	Radio power supply	Radio power supply					
6	HFXTAL_N	High Frequency Cryst	High Frequency Crystal input pin.					
7	HFXTAL_P	High Frequency Crystal output pin.						
8	RESETn	Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.						
9	RFVSS	Radio Ground						
10	PAVSS	Power Amplifier (PA)	voltage regulator VSS					
11	2G4RF_ION	2.4 GHz Differential R	RF input/output, negativ	e path. This pin shoul	d be externally grounde	ed.		
12	2G4RF_IOP	2.4 GHz Differential R	RF input/output, positive	e path.				
13	PAVDD	Power Amplifier (PA)	voltage regulator VDD	input				
14	PD13	BUSCY [ADC0: APORT3YCH5 ACMP0: APORT3YCH5 ACMP1: APORT3YCH5 IDAC0: APORT1YCH5] BUSDX [ADC0: APORT4XCH5 ACMP0: APORT4XCH5 ACMP1: APORT4XCH5]	TIM0_CC0 #21 TIM0_CC1 #20 TIM0_CC2 #19 TIM0_CDTI0 #18 TIM0_CDTI1 #17 TIM0_CDTI2 #16 TIM1_CC0 #21 TIM1_CC1 #20 TIM1_CC2 #19 TIM1_CC3 #18 LE- TIM0_OUT0 #21 LETIM0_OUT1 #20 PCNT0_S0IN #21 PCNT0_S1IN #20	US0_TX #21 US0_RX #20 US0_CLK #19 US0_CS #18 US0_CTS #17 US0_RTS #16 LEU0_TX #21 LEU0_RX #20 I2C0_SDA #21 I2C0_SCL #20	FRC_DCLK #21 FRC_DOUT #20 FRC_DFRAME #19 MODEM_DCLK #21 MODEM_DIN #20 MODEM_DOUT #19 MODEM_ANT0 #18 MODEM_ANT1 #17	PRS_CH3 #12 PRS_CH4 #4 PRS_CH5 #3 PRS_CH6 #15 ACMP0_O #21 ACMP1_O #21		

QF	FN32 Pin# and Name		Pin Alterr	nate Functionality / D	escription	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
15	PD14	BUSCX [ADC0: APORT3XCH6 ACMP0: APORT3XCH6 ACMP1: APORT3XCH6 IDAC0: APORT1XCH6] BUSDY [ADC0: APORT4YCH6 ACMP0: APORT4YCH6 ACMP1: APORT4YCH6]	TIM0_CC0 #22 TIM0_CC1 #21 TIM0_CC2 #20 TIM0_CDTI0 #19 TIM0_CDTI1 #18 TIM0_CDTI2 #17 TIM1_CC0 #22 TIM1_CC1 #21 TIM1_CC2 #20 TIM1_CC3 #19 LE- TIM0_OUT0 #22 LETIM0_OUT1 #21 PCNT0_S0IN #22 PCNT0_S1IN #21	US0_TX #22 US0_RX #21 US0_CLK #20 US0_CS #19 US0_CTS #18 US0_RTS #17 LEU0_TX #22 LEU0_RX #21 I2C0_SDA #22 I2C0_SCL #21	FRC_DCLK #22 FRC_DOUT #21 FRC_DFRAME #20 MODEM_DCLK #22 MODEM_DIN #21 MODEM_DOUT #20 MODEM_ANTO #19 MODEM_ANT1 #18	CMU_CLK0 #5 PRS_CH3 #13 PRS_CH4 #5 PRS_CH5 #4 PRS_CH6 #16 ACMP0_O #22 AGMP1_O #22 GPIO_EM4WU4
16	PD15	BUSCY [ADC0: APORT3YCH7 ACMP0: APORT3YCH7 ACMP1: APORT3YCH7 IDAC0: APORT1YCH7] BUSDX [ADC0: APORT4XCH7 ACMP0: APORT4XCH7 ACMP1: APORT4XCH7]	TIM0_CC0 #23 TIM0_CC1 #22 TIM0_CC2 #21 TIM0_CDTI0 #20 TIM0_CDTI1 #19 TIM0_CDTI2 #18 TIM1_CC0 #23 TIM1_CC1 #22 TIM1_CC2 #21 TIM1_CC3 #20 LE- TIM0_OUT0 #23 LETIM0_OUT1 #22 PCNT0_S0IN #23 PCNT0_S1IN #22	US0_TX #23 US0_RX #22 US0_CLK #21 US0_CS #20 US0_CTS #19 US0_RTS #18 LEU0_TX #23 LEU0_RX #22 I2C0_SDA #23 I2C0_SCL #22	FRC_DCLK #23 FRC_DOUT #22 FRC_DFRAME #21 MODEM_DCLK #23 MODEM_DIN #22 MODEM_DOUT #21 MODEM_ANT0 #20 MODEM_ANT1 #19	CMU_CLK1 #5 PRS_CH3 #14 PRS_CH4 #6 PRS_CH5 #5 PRS_CH6 #17 ACMP0_O #23 ACMP1_O #23 DBG_SWO #2
17	PA0	ADC0_EXTN BUSCX [ADC0: APORT3XCH8 ACMP0: APORT3XCH8 ACMP1: APORT3XCH8 IDAC0: APORT1XCH8] BUSDY [ADC0: APORT4YCH8 ACMP0: APORT4YCH8 ACMP1: APORT4YCH8]	TIM0_CC0 #0 TIM0_CC1 #31 TIM0_CC2 #30 TIM0_CDTI0 #29 TIM0_CDTI1 #28 TIM0_CDTI2 #27 TIM1_CC0 #0 TIM1_CC1 #31 TIM1_CC2 #30 TIM1_CC3 #29 LE- TIM0_OUT0 #0 LE- TIM0_OUT1 #31 PCNT0_S0IN #0 PCNT0_S1IN #31	US0_TX #0 US0_RX #31 US0_CLK #30 US0_CS #29 US0_CTS #28 US0_RTS #27 LEU0_TX #0 LEU0_RX #31 I2C0_SDA #0 I2C0_SCL #31	FRC_DCLK #0 FRC_DOUT #31 FRC_DFRAME #30 MODEM_DCLK #0 MODEM_DIN #31 MODEM_DOUT #30 MODEM_ANT0 #29 MODEM_ANT1 #28	CMU_CLK1 #0 PRS_CH6 #0 PRS_CH7 #10 PRS_CH8 #9 PRS_CH9 #8 ACMP0_O #0 ACMP1_O #0

QF	FN32 Pin# and Name	Pin Alternate Functionality / Description						
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other		
18	PA1	ADC0_EXTP BUSCY [ADC0: APORT3YCH9 ACMP0: APORT3YCH9 ACMP1: APORT3YCH9 IDAC0: APORT1YCH9] BUSDX [ADC0: APORT4XCH9 ACMP0: APORT4XCH9 ACMP1: APORT4XCH9]	TIM0_CC0 #1 TIM0_CC1 #0 TIM0_CC2 #31 TIM0_CDTI0 #30 TIM0_CDTI1 #29 TIM0_CDTI2 #28 TIM1_CC0 #1 TIM1_CC1 #0 TIM1_CC2 #31 TIM1_CC3 #30 LE- TIM0_OUT0 #1 LE- TIM0_OUT1 #0 PCNT0_S0IN #1 PCNT0_S1IN #0	US0_TX #1 US0_RX #0 US0_CLK #31 US0_CS #30 US0_CTS #29 US0_RTS #28 LEU0_TX #1 LEU0_RX #0 I2C0_SDA #1 I2C0_SCL #0	FRC_DCLK #1 FRC_DOUT #0 FRC_DFRAME #31 MODEM_DCLK #1 MODEM_DIN #0 MODEM_DOUT #31 MODEM_ANTO #30 MODEM_ANT1 #29	CMU_CLK0 #0 PRS_CH6 #1 PRS_CH7 #0 PRS_CH8 #10 PRS_CH9 #9 ACMP0_O #1 ACMP1_O #1		
19	PB11	BUSCY [ADC0: APORT3YCH27 ACMP0: APORT3YCH27 ACMP1: APORT3YCH27 IDAC0: APORT1YCH27] BUSDX [ADC0: APORT4XCH27 ACMP0: APORT4XCH27 ACMP1: APORT4XCH27	TIM0_CC0 #6 TIM0_CC1 #5 TIM0_CC2 #4 TIM0_CDTI0 #3 TIM0_CDTI1 #2 TIM0_CDTI2 #1 TIM1_CC0 #6 TIM1_CC1 #5 TIM1_CC2 #4 TIM1_CC3 #3 LE- TIM0_OUT0 #6 LE- TIM0_OUT1 #5 PCNT0_S0IN #6 PCNT0_S1IN #5	US0_TX #6 US0_RX #5 US0_CLK #4 US0_CS #3 US0_CTS #2 US0_RTS #1 LEU0_TX #6 LEU0_RX #5 I2C0_SDA #6 I2C0_SCL #5	FRC_DCLK #6 FRC_DOUT #5 FRC_DFRAME #4 MODEM_DCLK #6 MODEM_DIN #5 MODEM_DOUT #4 MODEM_ANT0 #3 MODEM_ANT1 #2	PRS_CH6 #6 PRS_CH7 #5 PRS_CH8 #4 PRS_CH9 #3 ACMP0_O #6 ACMP1_O #6		
20	PB12	BUSCX [ADC0: APORT3XCH28 ACMP0: APORT3XCH28 ACMP1: APORT3XCH28 IDAC0: APORT1XCH28] BUSDY [ADC0: APORT4YCH28 ACMP0: APORT4YCH28 ACMP1: APORT4YCH28]	TIM0_CC0 #7 TIM0_CC1 #6 TIM0_CC2 #5 TIM0_CDTI0 #4 TIM0_CDTI1 #3 TIM0_CDTI2 #2 TIM1_CC0 #7 TIM1_CC1 #6 TIM1_CC2 #5 TIM1_CC3 #4 LE- TIM0_OUT0 #7 LE- TIM0_OUT1 #6 PCNT0_S0IN #7 PCNT0_S1IN #6	US0_TX #7 US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 LEU0_TX #7 LEU0_RX #6 I2C0_SDA #7 I2C0_SCL #6	FRC_DCLK #7 FRC_DOUT #6 FRC_DFRAME #5 MODEM_DCLK #7 MODEM_DIN #6 MODEM_DOUT #5 MODEM_ANT0 #4 MODEM_ANT1 #3	PRS_CH6 #7 PRS_CH7 #6 PRS_CH8 #5 PRS_CH9 #4 ACMP0_O #7 ACMP1_O #7		

QFN32 Pin# and Name		Pin Alternate Functionality / Description				
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
21	PB13	BUSCY [ADC0: APORT3YCH29 ACMP0: APORT3YCH29 ACMP1: APORT3YCH29 IDAC0: APORT1YCH29] BUSDX [ADC0: APORT4XCH29 ACMP0: APORT4XCH29 ACMP1: APORT4XCH29	TIM0_CC0 #8 TIM0_CC1 #7 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 TIM1_CC3 #5 LE- TIM0_OUT0 #8 LE- TIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7	US0_TX #8 US0_RX #7 US0_CLK #6 US0_CS #5 US0_CTS #4 US0_RTS #3 LEU0_TX #8 LEU0_RX #7 I2C0_SDA #8 I2C0_SCL #7	FRC_DCLK #8 FRC_DOUT #7 FRC_DFRAME #6 MODEM_DCLK #8 MODEM_DIN #7 MODEM_DOUT #6 MODEM_ANT0 #5 MODEM_ANT1 #4	PRS_CH6 #8 PRS_CH7 #7 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9
22	AVDD	Analog power supply.				
23	PB14	LFXTAL_N BUSCX [ADC0: APORT3XCH30 ACMP0: APORT3XCH30 ACMP1: APORT3XCH30 IDAC0: APORT1XCH30] BUSDY [ADC0: APORT4YCH30 ACMP0: APORT4YCH30 ACMP1: APORT4YCH30]	TIM0_CC0 #9 TIM0_CC1 #8 TIM0_CC2 #7 TIM0_CDTI0 #6 TIM0_CDTI1 #5 TIM0_CDTI2 #4 TIM1_CC0 #9 TIM1_CC1 #8 TIM1_CC2 #7 TIM1_CC3 #6 LE- TIM0_OUT0 #9 LE- TIM0_OUT1 #8 PCNT0_S0IN #9 PCNT0_S1IN #8	US0_TX#9 US0_RX#8 US0_CLK#7 US0_CS#6 US0_CTS#5 US0_RTS#4 LEU0_TX#9 LEU0_RX#8 I2C0_SDA#9 I2C0_SCL#8	FRC_DCLK #9 FRC_DOUT #8 FRC_DFRAME #7 MODEM_DCLK #9 MODEM_DIN #8 MODEM_DOUT #7 MODEM_ANTO #6 MODEM_ANT1 #5	CMU_CLK1 #1 PRS_CH6 #9 PRS_CH7 #8 PRS_CH8 #7 PRS_CH9 #6 ACMP0_O #9 ACMP1_O #9
24	PB15	LFXTAL_P BUSCY [ADC0: APORT3YCH31 ACMP0: APORT3YCH31 ACMP1: APORT3YCH31 IDAC0: APORT1YCH31] BUSDX [ADC0: APORT4XCH31 ACMP0: APORT4XCH31 ACMP1: APORT4XCH31]	TIM0_CC0 #10 TIM0_CC1 #9 TIM0_CC2 #8 TIM0_CDTI0 #7 TIM0_CDTI1 #6 TIM0_CDTI2 #5 TIM1_CC0 #10 TIM1_CC1 #9 TIM1_CC2 #8 TIM1_CC3 #7 LE- TIM0_OUT0 #10 LETIM0_OUT1 #9 PCNT0_S0IN #10 PCNT0_S1IN #9	US0_TX #10 US0_RX #9 US0_CLK #8 US0_CS #7 US0_CTS #6 US0_RTS #5 LEU0_TX #10 LEU0_RX #9 I2C0_SDA #10 I2C0_SCL #9	FRC_DCLK #10 FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7 MODEM_ANT1 #6	CMU_CLK0 #1 PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10 ACMP1_O #10
25	VREGVSS	Voltage regulator VSS				
26	VREGSW	DCDC regulator switching node				
27	VREGVDD	Voltage regulator VDD input				
28	DVDD	Digital power supply.				
29	DECOUPLE	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.				

BUSAX [ADC0: APORT1XCH10 ACMP0: APORT1XCH10] ACMP0: APORT1XCH10 ACMP1: APORT1XCH10 ACMP1: APORT2YCH10 ACMP0: APORT2YCH10] ACMP0: APORT2YCH10 ACMP0: APORT2YCH10 ACMP0: APORT2YCH10 ACMP0: APORT2YCH10 ACMP0: APORT2YCH10 ACMP0: APORT1YCH11		FN32 Pin# and Name			ate Functionality / D		
BUSAX ADC0: APORT1XCH10 ACMP0: APORT1XCH10 ACMP1: APORT1XCH10 BUSBY ADC0: APORT1XCH10 ACMP0: APORT1XCH10 BUSBY ADC0: APORT2YCH10 ACMP1: APORT2YCH11 ACMP0: APORT2YCH11 ACMP0: APORT2YCH11 ACMP0: APORT1YCH11 ACMP1: APORT1YCH11 ACMP1: APORT1YCH11 ACMP1: APORT2YCH10 ACMP1: APORT2YCH10 ACMP1: APORT2YCH10 ACMP1: APORT2YCH11 ACMP0: APORT2YCH11		Pin Name	Analog	Timers	Communication	Radio	Other
BUSAX [ADC0: APORT1XCH10 ACMP0: APORT1XCH10]	30	IOVDD	Digital IO power supp	oly.			
BUSAY [ADC0: APORT1YCH11 ACMP0: TIM0_CC1 #15 TIM0_CC2 #14 TIM0_CDTI0 #13 TIM0_CDTI1 #12 US0_CLK #16 FRC_DOUT #15 FRC_DFRAME #14 DODEM_DIN #15 PRS_CH1 ACMP0: APORT2XCH11 ACMP0: APORT2XCH11 ACMP1: ACMP1: APORT2XCH11 ACMP1: APORT2XCH11 ACMP1: APORT2XCH11 ACMP1: APORT2XCH11] APORT2XCH11 APORT2XC	31	PC10	APORT1XCH10 ACMP0: APORT1XCH10 ACMP1: APORT1XCH10] BUSBY [ADC0: APORT2YCH10 ACMP0: APORT2YCH10 ACMP1:	TIMO_CC1 #14 TIMO_CC2 #13 TIMO_CDTI0 #12 TIMO_CDTI1 #11 TIMO_CDTI2 #10 TIM1_CC0 #15 TIM1_CC1 #14 TIM1_CC2 #13 TIM1_CC3 #12 LE- TIM0_OUT0 #15 LETIMO_OUT1 #14 PCNT0_S0IN #15 PCNT0_S1IN #14	US0_RX #14 US0_CLK #13 US0_CS #12 US0_CTS #11 US0_RTS #10 LEU0_TX #15 LEU0_RX #14 I2C0_SDA #15	FRC_DOUT #14 FRC_DFRAME #13 MODEM_DCLK #15 MODEM_DIN #14 MODEM_DOUT #13 MODEM_ANT0 #12	CMU_CLK PRS_CH0 PRS_CH9 PRS_CH1 PRS_CH1 ACMP0_O ACMP1_O GPIO_EM4\
	32	PC11	APORT1YCH11 ACMP0: APORT1YCH11 ACMP1: APORT1YCH11] BUSBX [ADC0: APORT2XCH11 ACMP0: APORT2XCH11 ACMP1:	TIMO_CC1 #15 TIMO_CC2 #14 TIMO_CDTI0 #13 TIMO_CDTI1 #12 TIMO_CDTI2 #11 TIM1_CC0 #16 TIM1_CC1 #15 TIM1_CC2 #14 TIM1_CC3 #13 LE- TIM0_OUT0 #16 LETIMO_OUT1 #15 PCNT0_S0IN #16	USO_RX #15 USO_CLK #14 USO_CS #13 USO_CTS #12 USO_RTS #11 LEUO_TX #16 LEUO_RX #15 I2CO_SDA #16	FRC_DOUT #15 FRC_DFRAME #14 MODEM_DCLK #16 MODEM_DIN #15 MODEM_DOUT #14 MODEM_ANT0 #13	CMU_CLK PRS_CH0 PRS_CH9 PRS_CH1 PRS_CH1 ACMP0_O ACMP1_O DBG_SW0
			ACMP1: APORT2XCH11]	PCNT0_S0IN #16	12C0_SCL #15		

6.1.1 EFR32MG1 QFN32 2.4 GHz GPIO Overview

The GPIO pins are organized as 16-bit ports indicated by letters (A, B, C...), and the individual pins on each port are indicated by a number from 15 down to 0.

Table 6.2. QFN32 2.4 GHz GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA1	PA0
Port B	PB15	PB14	PB13 (5V)	PB12 (5V)	PB11 (5V)	-	-	-	-	-	-	-	-	C) -
Port C	-	-	-	-	PC11 (5V)	PC10 (5V)	-	-	-	-	-	-	-	0	9	-
Port D	PD15 (5V)	PD14 (5V)	PD13 (5V)	-	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	B	PF3 (5V)	PF2 (5V)	PF1 (5V)	PF0 (5V)

Note:

- 1. GPIO with 5V tolerance are indicated by (5V).
- 2. The pins PB13, PB12, PB11, PD15, PD14, and PD13 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

6.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 6.3. Alternate functionality overview

Alternate				LOCA	ATION				', O)
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
ACMP0_O	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	O	Analog comparator ACMP0, digital out- put.
ACMP1_O	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		Analog comparator ACMP1, digital out- put.
ADC0_EXTN	0: PA0					17			Analog to digital converter ADC0 ex- ternal reference in- put negative pin
ADC0_EXTP	0: PA1				9//)			Analog to digital converter ADC0 ex- ternal reference in- put positive pin
CMU_CLK0	0: PA1 1: PB15 3: PC11	5: PD14 6: PF2		96					Clock Management Unit, clock output number 0.
CMU_CLK1	0: PA0 1: PB14 3: PC10	5: PD15 6: PF3	(0)						Clock Management Unit, clock output number 1.
DBG_SWCLKTCK	0: PF0	21							Debug-interface Serial Wire clock input and JTAG Test Clock.
. ?	0								tion is enabled to the pin out of reset, and has a built-in pull down.
DBG_SWDIOTMS	0: PF1								Debug-interface Serial Wire data in- put / output and JTAG Test Mode Select.
ONITOIUWS_OUG									Note that this function is enabled to the pin out of reset, and has a built-in pull up.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PF2								Debug-interface Serial Wire viewer Output.
DBG_SWO	1: PB13 2: PD15 3: PC11								Note that this func- tion is not enabled after reset, and must be enabled by software to be used.
DBG_TDI	0: PF3								Debug-interface JTAG Test Data In. Note that this func- tion is enabled to pin out of reset, and has a built-in pull up.
DBG TDO	0: PF2						10,		Debug-interface JTAG Test Data Out.
					٠.(Note that this function is enabled to pin out of reset.
FRC_DCLK	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		Frame Controller, Data Sniffer Clock.
FRC_DFRAME		4: PB11 5: PB12 6: PB13 7: PB14	8: PB15	13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3	30: PA0 31: PA1	Frame Controller, Data Sniffer Frame active
FRC_DOUT	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3	31: PA0	Frame Controller, Data Sniffer Out- put.
GPIO_EM4WU0	0: PF2	20.							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	0: PD14								Pin can be used to wake the system up from EM4
GPIO_EM4WU9	0: PB13								Pin can be used to wake the system up from EM4
GPIO_EM4WU12	0: PC10								Pin can be used to wake the system up from EM4

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
I2C0_SCL	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3	31: PA0	I2C0 Serial Clock Line input / output.
I2C0_SDA	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		I2C0 Serial Data input / output.
LETIMO_OUT0	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		Low Energy Timer LETIM0, output channel 0.
LETIMO_OUT1	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3	31: PA0	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0		31: PA0	LEUART0 Receive input.
LEU0_TX	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		LEUARTO Transmit output. Also used as receive input in half duplex commu- nication.
LFXTAL_N	0: PB14			196					Low Frequency Crystal (typically 32.768 kHz) nega- tive pin. Also used as an optional ex- ternal clock input pin.
LFXTAL_P	0: PB15								Low Frequency Crystal (typically 32.768 kHz) posi- tive pin.
MODEM_ANT0	3: PB11	4: PB12 5: PB13 6: PB14 7: PB15		12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3	29: PA0 30: PA1	MODEM antenna control output 0, used for antenna diversity.
MODEM_ANT1	2: PB11 3: PB12	4: PB13 5: PB14 6: PB15	11: PC10	12: PC11	17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3		28: PA0 29: PA1	MODEM antenna control output 1, used for antenna diversity.
MODEM_DCLK	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		MODEM data clock out.
MODEM_DIN	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3	31: PA0	MODEM data in.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
MODEM_DOUT		4: PB11 5: PB12 6: PB13 7: PB14	8: PB15	13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3	30: PA0 31: PA1	MODEM data out.
PCNT0_S0IN	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		Pulse Counter PCNT0 input num- ber 0.
PCNT0_S1IN	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3	31: PA0	Pulse Counter PCNT0 input num- ber 1.
PRS_CH0	0: PF0 1: PF1 2: PF2 3: PF3			12: PC10 13: PC11					Peripheral Reflex System PRS, chan- nel 0.
PRS_CH1	0: PF1 1: PF2 2: PF3	7: PF0				1	0		Peripheral Reflex System PRS, chan- nel 1.
PRS_CH2	0: PF2 1: PF3	6: PF0 7: PF1			()(5			Peripheral Reflex System PRS, chan- nel 2.
PRS_CH3	0: PF3	5: PF0 6: PF1 7: PF2		12: PD13 13: PD14 14: PD15					Peripheral Reflex System PRS, chan- nel 3.
PRS_CH4		4: PD13 5: PD14 6: PD15	S						Peripheral Reflex System PRS, chan- nel 4.
PRS_CH5	3: PD13	4: PD14 5: PD15							Peripheral Reflex System PRS, chan- nel 5.
PRS_CH6	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PD13	16: PD14 17: PD15				Peripheral Reflex System PRS, chan- nel 6.
PRS_CH7	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PA0						Peripheral Reflex System PRS, chan- nel 7.
PRS_CH8		4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PA0 10: PA1						Peripheral Reflex System PRS, chan- nel 8.
PRS_CH9	3: PB11	4: PB12 5: PB13 6: PB14 7: PB15	8: PA0 9: PA1	15: PC10	16: PC11				Peripheral Reflex System PRS, chan- nel 9.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
PRS_CH10		4: PC10 5: PC11							Peripheral Reflex System PRS, chan- nel 10.
PRS_CH11	3: PC10	4: PC11							Peripheral Reflex System PRS, chan- nel 11.
TIM0_CC0	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3	31: PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2		4: PB11 5: PB12 6: PB13 7: PB14	8: PB15	13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3	30: PA0 31: PA1	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	3: PB11	4: PB12 5: PB13 6: PB14 7: PB15		12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3	29: PA0 30: PA1	Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1	2: PB11 3: PB12	4: PB13 5: PB14 6: PB15	11: PC10	12: PC11	17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3		28: PA0 29: PA1	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2	1: PB11 2: PB12 3: PB13	4: PB14 5: PB15	10: PC10 11: PC11		16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3	27: PA0	28: PA1	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0	0: PA0 1: PA1	6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3		Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	0: PA1	5: PB11 6: PB12 7: PB13	8: PB14 9: PB15	14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3	31: PA0	Timer 1 Capture Compare input / output channel 1.
TIM1_CC2		4: PB11 5: PB12 6: PB13 7: PB14	8: PB15	13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3	30: PA0 31: PA1	Timer 1 Capture Compare input / output channel 2.
TIM1_CC3	3: PB11	4: PB12 5: PB13 6: PB14 7: PB15		12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3	29: PA0 30: PA1	Timer 1 Capture Compare input / output channel 3.
US0_CLK		4: PB11 5: PB12 6: PB13 7: PB14	8: PB15	13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3	30: PA0 31: PA1	USART0 clock input / output.

0 - 3 3: PB11 2: PB11 3: PB12 1: PB12 3: PB13 0: PA1	4 - 7 4: PB12 5: PB13 6: PB14 7: PB15 4: PB13 5: PB14 6: PB15 4: PB14 5: PB15 5: PB11 6: PB12 7: PB13	8 - 11 11: PC10 10: PC10 11: PC11 8: PB14 9: PB15 8: PB13 9: PB14 10: PB15	12 - 15 12: PC10 13: PC11 12: PC11 14: PC10 15: PC11	16 - 19 18: PD13 19: PD14 17: PD13 18: PD14 19: PD15 16: PD13 17: PD14 18: PD15 19: PF0 16: PC11	20 - 23 20: PD15 21: PF0 22: PF1 23: PF2 20: PF0 21: PF1 22: PF2 23: PF3 20: PF1 21: PF2 22: PF3 20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 24: PF0 25: PF1	28 - 31 29: PA0 30: PA1 28: PA0 29: PA1 28: PA0	USARTO chiplect input / ou USARTO Clea Send hardwa flow control in USARTO Rec To Send hard flow control o USARTO Asy nous Receive USARTO Syn nous mode M Input / Slave put (MISO). USARTO Asy nous Transm so used as re input in half d
2: PB11 3: PB12 1: PB11 2: PB12 3: PB13 0: PA1	5: PB13 6: PB14 7: PB15 4: PB13 5: PB14 6: PB15 4: PB14 5: PB15 5: PB11 6: PB12 7: PB13	10: PC10 11: PC11 8: PB14 9: PB15	13: PC11 12: PC11	19: PD14 17: PD13 18: PD14 19: PD15 16: PD13 17: PD14 18: PD15 19: PF0	21: PF0 22: PF1 23: PF2 20: PF0 21: PF1 22: PF2 23: PF3 20: PF1 21: PF2 22: PF3 20: PD13 21: PD14 22: PD15 23: PF0	27: PA0 24: PF1 25: PF2 26: PF3	30: PA1 28: PA0 29: PA1 28: PA1	USARTO Cles Send hardwarflow control in USARTO Rec To Send hard flow control of USARTO Asynous Received USARTO Synous mode Manager (MISO). USARTO Asynous Transmiso used as reinput in half of the send of the se
3: PB12 1: PB11 2: PB12 3: PB13 0: PA1	5: PB14 6: PB15 4: PB14 5: PB15 5: PB11 6: PB12 7: PB13	10: PC10 11: PC11 8: PB14 9: PB15	14: PC10	18: PD14 19: PD15 16: PD13 17: PD14 18: PD15 19: PF0	21: PF1 22: PF2 23: PF3 20: PF1 21: PF2 22: PF3 20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 24: PF0	29: PA1	USARTO Received USARTO Asynous Received USARTO Syrnous mode Modern (MISO). USARTO Asynous Transmiso used as reinput in half of
2: PB12 3: PB13 0: PA1	5: PB15 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 8: PB13 9: PB14		17: PD14 18: PD15 19: PF0	21: PF2 22: PF3 20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 24: PF0		To Send hard flow control of USARTO Asynous Receive USARTO Syrnous mode Minput / Slave put (MISO). USARTO Asynous Transmiso used as reinput in half of
0: PA0	6: PB12 7: PB13	9: PB15 8: PB13 9: PB14		16: PC11	21: PD14 22: PD15 23: PF0 21: PD13	25: PF2 26: PF3 24: PF0	31: PA0	nous Received USARTO Syrnous mode M Input / Slave put (MISO). USARTO Asynous Transm so used as re input in half of
		9: PB14		16: PC11	21: PD13			nous Transm so used as re input in half of
		.5.7.570		_	22: PD14	26: PF2		communicati
			15: PC10	ò	23: PD15	27: PF3		USART0 Syr nous mode M Output / Slav put (MOSI).
SC								
(1								panected. Energy-friendly

6.3 Analog Port (APORT)

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, and DACs. The APORT consists of wires, switches, and control needed to configurably implement the routes. Please see the device Reference Manual for a complete description.




Figure 6.2. EFR32MG1 APORT

Table 6.4. APORT Client Map

Analog Module	Analog Module Channel	Shared Bus	Pin
ACMP0	APORT1XCH10	BUSAX	PC10
	APORT1XCH16		PF0
	APORT1XCH18		PF2
ACMP0	APORT1YCH11	BUSAY	PC11
	APORT1YCH17		PF1
	APORT1YCH19		PF3
ACMP0	APORT2XCH11	BUSBX	PC11
	APORT2XCH17		PF1
	APORT2XCH19		PF3

Analog Module	Analog Module Channel	Shared Bus	Pin
ACMP0	APORT2YCH10	BUSBY	PC10
	APORT2YCH16		PF0
	APORT2YCH18		PF2
ACMP0	APORT3XCH6	BUSCX	PD14
	APORT3XCH8		PA0
	APORT3XCH28		PB12
	APORT3XCH30		PB14
ACMP0	APORT3YCH5	BUSCY	PD13
	APORT3YCH7		PD15
	APORT3YCH9		PA1
	APORT3YCH27		PB11
	APORT3YCH29		PB13
	APORT3YCH31	(0)	PB15
ACMP0	APORT4XCH5	BUSDX	PD13
	APORT4XCH7		PD15
	APORT4XCH9		PA1
	APORT4XCH27	&O	PB11
	APORT4XCH29		PB13
	APORT4XCH31	O	PB15
ACMP0	APORT4YCH6	BUSDY	PD14
	APORT4YCH8		PA0
	APORT4YCH28		PB12
	APORT4YCH30		PB14
ACMP1	APORT1XCH10	BUSAX	PC10
	APORT1XCH16		PF0
	APORT1XCH18		PF2
ACMP1	APORT1YCH11	BUSAY	PC11
	APORT1YCH17		PF1
00	APORT1YCH19		PF3
ACMP1	APORT2XCH11	BUSBX	PC11
	APORT2XCH17		PF1
	APORT2XCH19		PF3
ACMP1	APORT2YCH10	BUSBY	PC10
	APORT2YCH16		PF0
	APORT2YCH18		PF2

Analog Module	Analog Module Channel	Shared Bus	Pin
ACMP1	APORT3XCH6	BUSCX	PD14
	APORT3XCH8		PA0
	APORT3XCH28		PB12
	APORT3XCH30		PB14
ACMP1	APORT3YCH5	BUSCY	PD13
	APORT3YCH7		PD15
	APORT3YCH9		PA1
	APORT3YCH27		PB11
	APORT3YCH29		PB13
	APORT3YCH31		PB15
ACMP1	APORT4XCH5	BUSDX	PD13
	APORT4XCH7		PD15
	APORT4XCH9		PA1
	APORT4XCH27		PB11
	APORT4XCH29		PB13
	APORT4XCH31		PB15
ACMP1	APORT4YCH6	BUSDY	PD14
	APORT4YCH8		PA0
	APORT4YCH28		PB12
	APORT4YCH30		PB14
ADC0	APORT1XCH10	BUSAX	PC10
	APORT1XCH16		PF0
	APORT1XCH18		PF2
ADC0	APORT1YCH11	BUSAY	PC11
	APORT1YCH17		PF1
	APORT1YCH19		PF3
ADC0	APORT2XCH11	BUSBX	PC11
	APORT2XCH17		PF1
20	APORT2XCH19		PF3
ADC0	APORT2YCH10	BUSBY	PC10
	APORT2YCH16		PF0
	APORT2YCH18		PF2
ADC0	APORT3XCH6	BUSCX	PD14
	APORT3XCH8		PA0
	APORT3XCH28		PB12
	APORT3XCH30		PB14

Analog Module	Analog Module Channel	Shared Bus	Pin
ADC0	APORT3YCH5	BUSCY	PD13
	APORT3YCH7		PD15
	APORT3YCH9		PA1
	APORT3YCH27		PB11
	APORT3YCH29		PB13
	APORT3YCH31		PB15
ADC0	APORT4XCH5	BUSDX	PD13
	APORT4XCH7		PD15
	APORT4XCH9		PA1
	APORT4XCH27		PB11
	APORT4XCH29		PB13
	APORT4XCH31		PB15
ADC0	APORT4YCH6	BUSDY	PD14
	APORT4YCH8		PA0
	APORT4YCH28		PB12
	APORT4YCH30		PB14
IDAC0	APORT1XCH6	BUSCX	PD14
	APORT1XCH8		PA0
	APORT1XCH28		PB12
	APORT1XCH30		PB14
IDAC0	APORT1YCH5	BUSCY	PD13
	APORT1YCH7		PD15
	APORT1YCH9		PA1
	APORT1YCH27		PB11
	APORT1YCH29		PB13
	APORT1YCH31		PB15

7. QFN32 Package Specifications

7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

Table 7.1. QFN32 Package Dimensions

Dimension	Min	Тур	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20 REF	
b	0.18	0.25	0.30
D/E	4.90	5.00	5.10
D2/E2	3.40	3.50	3.60
Е		0.50 BSC	70
L	0.30	0.40	0.50
К	0.20	_	_
R	0.09	-	0.14
aaa		0.15	
bbb		0.10	
ccc		0.10	
ddd		0.05	
eee		0.08	
fff		0.10	

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. QFN32 PCB Land Pattern Dimensions

Dimension	Тур
S1	4.01
S	4.01
L1	3.50
W1	3.50
е	0.50
W	0.26
L	0.86

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 7. A 3x3 array of 0.85 mm square openings on a 1.00 mm pitch can be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 QFN32 Package Marking



Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPPP The part number designation.
 - 1. Family Code (B | M | F)
 - 2. G (Gecko)
 - 3. Series (1, 2,...)
 - 4. Performance Grade (P | B | V)
 - 5. Feature Code (1 to 7)
 - 6. TRX Code (3 = TXRX | 2= RX | 1 = TX)
 - 7. Band (1 = Sub-GHz | 2 = 2.4 GHz | 3 = Dual-band)
 - 8. Flash (G = 256K | F = 128K | E = 64K | D = 32K)
 - 9. Temperature Grade (G = -40 to 85 | I = -40 to 125)
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.

8. Revision History

8.1 Revision 1.0

2016-Jul-22

- · Added -I temperature grade OPN's and associated sections
- Electrical Characteristics: Minimum and maximum value statement changed to cover full operating temperature range.
- Finalized Specification Tables. Tables with condition/min/typ/max or footnote changes include:
 - · Absolute Maximum Ratings
 - · General Operating Conditions
 - · DC-DC Converter
 - Current Consumption Using Radio 3.3V with DC-DC
 - · RF Transmitter General Characteristics for 2.4 GHz Band
 - · RF Receiver General Characteristics for 2.4 GHz Band
 - · RF Receiver Characteristics for Bluetooth Smart in the 2.4 GHz Band
 - RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band
 - RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band
 - LFRCO
 - HFRCO and AUXHFRCO
 - · Primary Flash Memory Characteristics
 - GPIO
 - ADC
 - IDAC
- · Updated Typical Performance Graphs.
- · Added external ground note to 2G4RF ION pin descriptions.
- Added note for 5V tolerance to pinout GPIO Overview sections.
- · Updated OPN decoder with latest revision.
- Updated Package Marking text with latest descriptions.

8.2 Revision 0.95

2016-05-12

- · All OPNs changed to rev C0. Note the following:
 - All OPNs ending in -B0 are Engineering Samples based on an older revision of silicon and are being removed from the OPN table. These older revisions should be used for evaluation only and will not be supported for production.
 - OPNs ending in -C0 are the Current Revision of Silicon and are intended for production.
- · Electrical specification tables updated with latest characterization data and production test limits.

8.3 Revision 0.2

2016-03-29

· Initial version.



Table of Contents

1.	Feature List	1
2.	Ordering Information	2
3.	System Overview	4
	3.1 Introduction	4
	3.1 Introduction. 3.2 Radio. 3.2.1 Antenna Interface . 3.2.2 Fractional-N Frequency Synthesizer. 3.2.3 Receiver Architecture. 3.2.4 Transmitter Architecture . 3.2.5 Wake on Radio . 3.2.6 RFSENSE . 3.2.7 Flexible Frame Handling. 3.2.8 Packet and State Trace . 3.2.9 Data Buffering . 3.2.10 Radio Controller (RAC). 3.2.11 Random Number Generator .	6
	3.3 Power	7
	3.4 General Purpose Input/Output (GPIO)	7
	3.5 Clocking	7
	3.6 Counters/Timers and PWM 3.6.1 Timer/Counter (TIMER)	8 8 8
	3.6.6 Watchdog Timer (WDOG)	8
	3.7 Communications and Other Digital Peripherals	8 8 9
	3.8 Security Features	
	3.8.1 GPCRC (General Purpose Cyclic Redundancy Check)	9
*	3.9 Analog	9 9
	3.9.3 Analog to Digital Converter (ADC)	
	3.5.4 Digital to Ariatog Current Converter (IDAC)	ıU

	3.10 Reset Management Unit (RMU)		.10
	3.11 Core and Memory		.10
	3.11.1 Processor Core		
	3.11.2 Serial Flash		
	3.11.3 Memory System Controller (MSC)		
	3.11.4 Linked Direct Memory Access Controller (LDMA)		
	3.12 Memory Map		11
	3.13 Configuration Summary		.12
4	Electrical Specifications		13
٠.			
	4.1 Electrical Characteristics		.13
	4.1 Electrical Characteristics		.14
	4.1.2 Operating Conditions		.15
	4.1.2.1 General Operating Conditions		.15
	4.1.3 Thermal Characteristics		.16
	4.1.4 DC-DC Converter		.17
	4.1.5 Current Consumption		.19
	4.1.5.1 Current Consumption 3.3 V without DC-DC Converter		.19
	4.1.5.2 Current Consumption 3.3 V using DC-DC Converter		.20
	4.1.5.3 Current Consumption Using Radio		.21
	4.1.6 Wake up times		.22
	4.1.7 Brown Out Detector		.22
	4.1.8 Frequency Synthesizer Characteristics		.23
	4.1.9 2.4 GHz RF Transceiver Characteristics		.24
	4.1.9.1 RF Transmitter General Characteristics for the 2.4 GHz Band		
	4.1.9.2 RF Receiver General Characteristics for the 2.4 GHz Band		
	4.1.9.3 RF Transmitter Characteristics for Bluetooth Smart in the 2.4 GHz Band		
	4.1.9.4 RF Receiver Characteristics for Bluetooth Smart in the 2.4 GHz Band		
	4.1.9.6 RF Receiver Characteristics for 802.15.4 O-QPSK DSSS in the 2.4 GHz Band		
	4.1.10 Modem Features		.34
	4.1.11 Oscillators		.35
	4.1.11.1 LFXO		.ა၁
	4.1.11.2 HFXO:		.30
	4.1.11.4 HFRCO and AUXHFRCO		
	4.1.11.5 ULFRCO		
	4.1.12 Primary Flash Memory Characteristics		
	4.1.13 Serial Flash Memory Characteristics		
	4.1.14 GPIO		
	4.1.14 GPIO		
	4.1.16 ADC		
	4.1.17 IDAC		
	4.1.18 Analog Comparator (ACMP)		
	4.1.19 I2C		_
	4.1.20 USART SPI		.50
	4.2 Typical Performance Curves		.51
	4.2.1 Supply Current		
	4.2.2 DC-DC Converter		
		-	

4.2.4 2.4 GHz Radio 5. Typical Connection Diagrams 5.1 Power 5.2 RF Matching Networks 5.3 Other Connections 6. Pin Definitions 6.1 EFR32MG1 QFN32 2.4 GHz Definition 6.1.1 EFR32MG1 QFN32 2.4 GHz GPIO Overview 6.2 Alternate Functionality Pinout 6.3 Analog Port (APORT) 7. QFN32 Package Specifications. 7.1 QFN32 Package Dimensions. 7.2 QFN32 PCB Land Pattern 7.3 QFN32 Package Marking 8. Revision History 8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2 Table of Contents	4.2.3 Internal Oscillato														
5.1 Power 5.2 RF Matching Networks 5.3 Other Connections 6. Pin Definitions. 6.1 EFR32MG1 QFN32 2.4 GHz Definition 6.1.1 EFR32MG1 QFN32 2.4 GHz GPIO Overview 6.2 Alternate Functionality Pinout 6.3 Analog Port (APORT) 7. QFN32 Package Specifications. 7.1 QFN32 Package Dimensions. 7.2 QFN32 PCB Land Pattern. 7.3 QFN32 Package Marking 8. Revision History 8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2															
5.2 RF Matching Networks 5.3 Other Connections 6. Pin Definitions 6.1 EFR32MG1 QFN32 2.4 GHz Definition 6.1.1 EFR32MG1 QFN32 2.4 GHz GPIO Overview 6.2 Alternate Functionality Pinout 6.3 Analog Port (APORT) 7. QFN32 Package Specifications. 7.1 QFN32 Package Dimensions. 7.2 QFN32 PCB Land Pattern. 7.3 QFN32 Package Marking 8. Revision History 8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2		_													
5.3 Other Connections 6. Pin Definitions 6.1 EFR32MG1 QFN32 2.4 GHz Definition 6.1.1 EFR32MG1 QFN32 2.4 GHz GPIO Overview 6.2 Alternate Functionality Pinout 6.3 Analog Port (APORT) 7. QFN32 Package Specifications. 7.1 QFN32 Package Dimensions. 7.2 QFN32 PCB Land Pattern. 7.3 QFN32 Package Marking 8. Revision History 8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2															
6. Pin Definitions . 6.1 EFR32MG1 QFN32 2.4 GHz Definition 6.1.1 EFR32MG1 QFN32 2.4 GHz GPIO Overview 6.2 Alternate Functionality Pinout 6.3 Analog Port (APORT) 7. QFN32 Package Specifications . 7.1 QFN32 Package Dimensions . 7.2 QFN32 PCB Land Pattern . 7.3 QFN32 Package Marking . 8. Revision History . 8.1 Revision 1.0 . 8.2 Revision 0.95 . 8.3 Revision 0.2 . Table of Contents .	_														6
6.1 EFR32MG1 QFN32 2.4 GHz Definition 6.1.1 EFR32MG1 QFN32 2.4 GHz GPIO Overview 6.2 Alternate Functionality Pinout 6.3 Analog Port (APORT) 7. QFN32 Package Specifications. 7.1 QFN32 Package Dimensions. 7.2 QFN32 PCB Land Pattern. 7.3 QFN32 Package Marking 8. Revision History 8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2 Table of Contents.															. 6
6.3 Analog Port (APORT) 7. QFN32 Package Specifications. 7.1 QFN32 Package Dimensions. 7.2 QFN32 PCB Land Pattern. 7.3 QFN32 Package Marking. 8. Revision History. 8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2 Table of Contents.	6.1 EFR32MG1 QFN3	32 2.4 GHz D	efiniti	on .											6
7. QFN32 Package Specifications. 7.1 QFN32 Package Dimensions. 7.2 QFN32 PCB Land Pattern. 7.3 QFN32 Package Marking. 8. Revision History. 8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2 Table of Contents.	6.2 Alternate Function	ality Pinout											?		7
7.1 QFN32 Package Dimensions	6.3 Analog Port (APO	RT)									(.)		8
7.1 QFN32 Package Dimensions	QFN32 Package Spec	cifications.								. \		Y .			. 8
7.3 QFN32 Package Marking	7.1 QFN32 Package [Dimensions.													8
7.3 QFN32 Package Marking	7.2 QFN32 PCB Land	Pattern					. •		?)						8
8.1 Revision 1.0 8.2 Revision 0.95 8.3 Revision 0.2 Cable of Contents	7.3 QFN32 Package N	vlarking					7	7							8
8.1 Revision 1.0 <td></td>															
8.3 Revision 0.2						. (
8.3 Revision 0.2	8.2 Revision 0.95														8
Table of Contents	8.3 Revision 0.2				. (8
Oich	o'Cacci		0												





loT Portfolio www.silabs.com/loT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaime

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA