

# LT1028/LT1128

### FEATURES

Voltage Noise

 1.1nV/√Hz Max at 1kHz
 0.85nV/√Hz Typ at 1kHz
 1.0nV/√Hz Typ at 10Hz
 35nV<sub>P-P</sub> Typ, 0.1Hz to 10Hz

- Voltage and Current Noise 100% Tested
- Gain-Bandwidth Product LT1028: 50MHz Min LT1128: 13MHz Min
- Slew Rate LT1028: 11V/µs Min LT1128: 5V/µs Min
- Offset Voltage: 40µV Max
- Drift with Temperature: 0.8µV/°C Max
- Voltage Gain: 7 Million Min
- Available in 8-Lead SO Package

### **APPLICATIONS**

- Low Noise Frequency Synthesizers
- High Quality Audio
- Infrared Detectors
- Accelerometer and Gyro Amplifiers
- 350Ω Bridge Signal Conditioning
- Magnetic Search Coil Amplifiers
- Hydrophone Amplifiers

### TYPICAL APPLICATION

#### Ultralow Noise 1M TIA Photodiode Amplifier



## Ultralow Noise Precision High Speed Op Amps

### DESCRIPTION

The LT®1028(gain of -1 stable)/LT1128(gain of +1 stable) achieve a new standard of excellence in noise performance with 0.85nV/ $\sqrt{Hz}$  1kHz noise, 1.0nV/ $\sqrt{Hz}$  10Hz noise. This ultralow noise is combined with excellent high speed specifications (gain-bandwidth product is 75MHz for LT1028, 20MHz for LT1128), distortion-free output, and true precision parameters (0.1 $\mu$ V/°C drift, 10 $\mu$ V offset voltage, 30 million voltage gain). Although the LT1028/LT1128 input stage operates at nearly 1mA of collector current to achieve low voltage noise, input bias current is only 25nA.

The LT1028/LT1128's voltage noise is less than the noise of a 50 $\Omega$  resistor. Therefore, even in very low source impedance transducer or audio amplifier applications, the LT1028/LT1128's contribution to total system noise will be negligible.

𝗭, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.



#### Voltage Noise vs Frequency

U2



## ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage	
–55°C to 105°C ±22	V
105°C to 125°C ±16	V
Differential Input Current (Note 9)±25m/	A
Input VoltageEqual to Supply Voltage	е
Output Short-Circuit Duration Indefinite	е

Operating	Temperature	Range
-----------	-------------	-------

LT1028/LT1128AM, M (OBSOLETE)55°C to 125°C
LT1028/LT1128AC, C (Note 11)40°C to 85°C
Storage Temperature Range
All Devices65°C to 150°C
Lead Temperature (Soldering, 10 sec.)



# PIN CONFIGURATION



# **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1028ACN8#PBF	N/A	LT1028ACN8	8-Lead PDIP	0°C to 70°C
LT1028CN8#PBF	N/A	LT1028CN8	8-Lead PDIP	0°C to 70°C
LT1128ACN8#PBF	N/A	LT1128ACN8	8-Lead PDIP	0°C to 70°C
LT1128CN8#PBF	N/A	LT1128CN8	8-Lead PDIP	0°C to 70°C
LT1028CS8#PBF	LT1028CS8#TRPBF	1028	8-Lead Plastic Small Outline	0°C to 70°C
LT1128CS8#PBF	LT1128CS8#TRPBF	1128	8-Lead Plastic Small Outline	0°C to 70°C
LT1028CSW#PBF	LT1028CSW#TRPBF	LT1028CSW	16-Lead Plastic SOIC (Wide)	0°C to 70°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

### **ELECTRICAL CHARACTERISTICS** $V_s = \pm 15V$ , $T_A = 25^{\circ}C$ unless otherwise noted.

			LT1028AM/AC LT1128AM/AC			LT1028M/C LT1128M/C				
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)			10	40		20	80	μV
$\frac{\Delta V_{OS}}{\Delta Time}$	Long Term Input Offset Voltage Stability	(Note 3)			0.3			0.3		µV/Mo
l <sub>os</sub>	Input Offset Current	V <sub>CM</sub> = 0V			12	50		18	100	nA
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V			±25	±90		±30	±180	nA
e <sub>n</sub>	Input Noise Voltage	0.1Hz to 10Hz (Note 4)			35	75		35	90	nV <sub>P-P</sub>
	Input Noise Voltage Density	$f_0 = 10$ Hz (Note 5) $f_0 = 1000$ Hz, 100% Tes	ted		1.00 0.85	1.7 1.1		1.0 0.9	1.9 1.2	nV/√Hz nV/√Hz
In	Input Noise Current Density	$f_0 = 10$ Hz (Notes 4 and $f_0 = 1000$ Hz, 100% Tes			4.7 1.0	10.0 1.6		4.7 1.0	12.0 1.8	pA/√Hz pA/√Hz
	Input Resistance Common Mode Differential Mode				300 20			300 20		MΩ kΩ
	Input Capacitance				5			5		pF
	Input Voltage Range			±11.0	±12.2		±11.0	±12.2		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V$		114	126		110	126		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 4V$ to $\pm 18V$		117	133		110	132		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$ \begin{array}{l} R_L \geq 2k, \ V_0 = \pm 12V \\ R_L \geq 1k, \ V_0 = \pm 10V \\ R_L \geq 600\Omega, \ V_0 = \pm 10V \end{array} $		7.0 5.0 3.0	30.0 20.0 15.0		5.0 3.5 2.0	30.0 20.0 15.0		V/μV V/μV V/μV
V <sub>OUT</sub>	Maximum Output Voltage Swing	$\begin{array}{l} R_L \geq 2k \\ R_L \geq 600 \Omega \end{array}$		±12.3 ±11.0	±13.0 ±12.2		±12.0 ±10.5	±13.0 ±12.2		V V
SR	Slew Rate	$\begin{array}{l} A_{VCL} = -1 \\ A_{VCL} = -1 \end{array}$	LT1028 LT1128	11.0 5.0	15.0 6.0		11.0 4.5	15.0 6.0		V/µs V/µs
GBW	Gain-Bandwidth Product	$f_0 = 20$ kHz (Note 7) $f_0 = 200$ kHz (Note 7)	LT1028 LT1128	50 13	75 20		50 11	75 20		MHz MHz
Z <sub>0</sub>	Open-Loop Output Impedance	$V_0 = 0, I_0 = 0$			80			80		Ω
I <sub>S</sub>	Supply Current				7.4	9.5		7.6	10.5	mA



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the operating temperature range –55°C $\leq$ T<sub>A</sub> $\leq$ 125°C. V<sub>S</sub> = ±15V, unless otherwise noted.

				-	LT1028AN LT1128AN			LT1028M LT1128M		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)			30	120		45	180	μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Drift	(Note 8)	•		0.2	0.8		0.25	1.0	μV/°C
l <sub>OS</sub>	Input Offset Current	V <sub>CM</sub> = 0V	•		25	90		30	180	nA
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V	•		±40	±150		±50	±300	nA
	Input Voltage Range		•	±10.3	±11.7		±10.3	±11.7		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.3V	•	106	122		100	120		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 4.5 V \text{ to } \pm 16 V$	•	110	130		104	130		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{l} R_L \geq 2k, \ V_0 = \pm 10V \\ R_L \geq 1k, \ V_0 = \pm 10V \end{array}$	•	3.0 2.0	14.0 10.0		2.0 1.5	14.0 10.0		V/μV V/μV
V <sub>OUT</sub>	Maximum Output Voltage Swing	$R_L \ge 2k$	•	±10.3	±11.6		±10.3	±11.6		V
Is	Supply Current		•		8.7	11.5		9.0	13.0	mA

#### The $\bullet$ denotes the specifications which apply over the operating temperature range 0°C $\leq$ T<sub>A</sub> $\leq$ 70°C. V<sub>S</sub> = ±15V, unless otherwise noted.

					LT1028AC LT1128AC			LT1028C LT1128C		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)			15	80		30	125	μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Drift	(Note 8)	•		0.1	0.8		0.2	1.0	μV/°C
l <sub>os</sub>	Input Offset Current	V <sub>CM</sub> = 0V	•		15	65		22	130	nA
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V	•		±30	±120		±40	±240	nA
	Input Voltage Range		•	±10.5	±12.0		±10.5	±12.0		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.5V	•	110	124		106	124		dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±4.5V to ±18V	•	114	132		107	132		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{l} R_L \geq 2k, \ V_0 = \pm 10V \\ R_L \geq 1k, \ V_0 = \pm 10V \end{array}$	•	5.0 4.0	25.0 18.0		3.0 2.5	25.0 18.0		V/μV V/μV
V <sub>OUT</sub>	Maximum Output Voltage Swing	$\begin{array}{l} R_L \geq 2k \\ R_L \geq 600\Omega \mbox{ (Note 10)} \end{array}$	•	±11.5 ±9.5	±12.7 ±11.0		±11.5 ±9.0	±12.7 ±10.5		V V
I <sub>S</sub>	Supply Current				8.0	10.5		8.2	11.5	mA



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the operating temperature range -40°C $\leq$ T<sub>A</sub> $\leq$ 85°C. V<sub>S</sub> = ±15V, unless otherwise noted. (Note 11)

				-	.T1028AC .T1128AC			LT1028C LT1128C		
SYMBOL	PARAMETER	CONDITIONS		MIN	ΤΥΡ	MAX	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		•		20	95		35	150	μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Drift	(Note 8)	•		0.2	0.8		0.25	1.0	μV/°C
l <sub>os</sub>	Input Offset Current	$V_{CM} = 0V$	•		20	80		28	160	nA
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V	•		±35	±140		±45	±280	nA
	Input Voltage Range		•	±10.4	±11.8		±10.4	±11.8		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.5V	•	108	123		102	123		dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±4.5V to ±18V	•	112	131		106	131		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{l} R_L \geq 2k,  V_0 = \pm 10V \\ R_L \geq 1k,  V_0 = \pm 10V \end{array}$	•	4.0 3.0	20.0 14.0		2.5 2.0	20.0 14.0		V/μV V/μV
V <sub>OUT</sub>	Maximum Output Voltage Swing	$R_L \ge 2k$	•	±11.0	±12.5		±11.0	±12.5		V
I <sub>S</sub>	Supply Current		•		8.5	11.0		8.7	12.5	mA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 sec. after application of power. In addition, at  $T_A = 25^{\circ}$ C, offset voltage is measured with the chip heated to approximately 55°C to account for the chip temperature rise when the device is fully warmed up.

Note 3: Long Term Input Offset Voltage Stability refers to the average trend line of Offset Voltage vs Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in VOS during the first 30 days are typically 2.5µV.

Note 4: This parameter is tested on a sample basis only.

Note 5: 10Hz noise voltage density is sample tested on every lot with the exception of the S8 and S16 packages. Devices 100% tested at 10Hz are available on request.

Note 6: Current noise is defined and measured with balanced source resistors. The resultant voltage noise (after subtracting the resistor noise on an RMS basis) is divided by the sum of the two source resistors to obtain current noise. Maximum 10Hz current noise can be inferred from 100% testing at 1kHz.

Note 7: Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.

Note 8: This parameter is not 100% tested.

Note 9: The inputs are protected by back-to-back diodes. Current-limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ±1.8V, the input current should be limited to 25mA.

**Note 10:** This parameter guaranteed by design, fully warmed up at  $T_A$ = 70°C. It includes chip temperature increase due to supply and load currents.

Note 11: The LT1028/LT1128 are designed, characterized and expected to meet these extended temperature limits, but are not tested at -40°C and 85°C. Guaranteed I-grade parts are available. Consult factory.



# LT1028/LT1128

# **TYPICAL PERFORMANCE CHARACTERISTICS**



Wideband Noise, DC to 20kHz



#### Wideband Voltage Noise (0.1Hz to Frequency Indicated)



Total Noise vs Matched Source Resistance



Total Noise vs Unmatched Source Resistance



**Current Noise Spectrum** 



V<sub>S</sub> = ±15V T<sub>A</sub> = 25°C

0.1Hz to 10Hz Voltage Noise



0.01Hz to 1Hz Voltage Noise



Voltage Noise vs Temperature













1028fd



1028 G25

1028 G26









1028 G30

LT1128 Slew Rate, Gain-Bandwidth Product Over Temperature



LT1028 Slew Rate, Gain-Bandwidth Product vs Over-Compensation Capacitor



1028fd

LT1128 Large-Signal Transient Response



LT1128 Small-Signal Transient Response





Slew Rate, Gain-Bandwidth Product vs Over-Compensation Capacitor

LT1128



1028 G35

9





## **APPLICATIONS INFORMATION – NOISE**

#### Voltage Noise vs Current Noise

The LT1028/LT1128's less than  $1nV/\sqrt{Hz}$  voltage noise is three times better than the lowest voltage noise heretofore available (on the LT1007/1037). A necessary condition for such low voltage noise is operating the input transistors at nearly 1mA of collector currents, because voltage noise is inversely proportional to the square root of the collector current. Current noise, however, is directly proportional to the square root of the collector current. Consequently, the LT1028/LT1128's current noise is significantly higher than on most monolithic op amps.

Therefore, to realize truly low noise performance it is important to understand the interaction between voltage noise  $(e_n)$ , current noise  $(I_n)$  and resistor noise  $(r_n)$ .

#### **Total Noise vs Source Resistance**

The total input referred noise of an op amp is given by:

$$e_t = [e_n^2 + r_n^2 + (I_n R_{eq})^2]^{1/2}$$

where  $\mathsf{R}_{eq}$  is the total equivalent source resistance at the two inputs, and

 $r_n = \sqrt{4kTR_{eq}} = 0.13\sqrt{Req}$  in nV/ $\sqrt{Hz}$  at 25°C

As a numerical example, consider the total noise at 1kHz of the gain 1000 amplifier shown in Figure 1.





$$\begin{array}{l} {R_{eq} = 100\Omega + 100\Omega \mid\mid 100k \approx 200\Omega } \\ {r_n = 0.13\sqrt{200} = 1.84nV\sqrt{Hz}} \\ {e_n = 0.85nV\sqrt{Hz}} \\ {I_n = 1.0pA}/\sqrt{Hz} \end{array}$$

 $e_t = [0.85^2 + 1.84^2 + (1.0 \times 0.2)^2]^{1/2} = 2.04 \text{nV}/\sqrt{\text{Hz}}$ 

Output noise = 1000  $e_t = 2.04 \mu V / \sqrt{Hz}$ 

At very low source resistance ( $R_{eq} < 40 \Omega$ ) voltage noise dominates. As  $R_{eq}$  is increased resistor noise becomes

the largest term, as in the example above, and the LT1028/LT1128's voltage noise becomes negligible. As  $R_{eq}$  is further increased, current noise becomes important. At 1kHz, when  $R_{eq}$  is in excess of 20k, the current noise component is larger than the resistor noise. The total noise versus matched source resistance plot illustrates the above calculations.

The plot also shows that current noise is more dominant at low frequencies, such as 10Hz. This is because resistor noise is flat with frequency, while the 1/f corner of current noise is typically at 250Hz. At 10Hz when  $R_{eq} > 1k$ , the current noise term will exceed the resistor noise.

When the source resistance is unmatched, the total noise versus unmatched source resistance plot should be consulted. Note that total noise is lower at source resistances below 1k because the resistor noise contribution is less. When  $R_S > 1k$  total noise is not improved, however. This is because bias current cancellation is used to reduce input bias current. The cancellation circuitry injects two correlated current noise components into the two inputs. With matched source resistors the injected current noise creates a common-mode voltage noise and gets rejected by the amplifier. With source resistance in one input only, the cancellation noise is added to the amplifier's inherent noise.

In summary, the LT1028/LT1128 are the optimum amplifiers for noise performance, provided that the source resistance is kept low. The following table depicts which op amp manufactured by Linear Technology should be used to minimize noise, as the source resistance is increased beyond the LT1028/LT1128's level of usefulness.

Table 1. Best Op Amp for Lowest	Total Noise vs Source Resistance
---------------------------------	----------------------------------

SOURCE RESIS-	BEST OP AMP					
TANCE ( $\Omega$ ) (Note 1)	AT LOW FREQ (10Hz)	WIDEBAND (1kHz)				
0 to 400	LT1028/LT1128	LT1028/LT1128				
400 to 4k	LT1007/1037	LT1028/LT1128				
4k to 40k	LT1001	LT1007/LT1037				
40k to 500k	LT1012	LT1001				
500k to 5M	LT1012 or LT1055	LT1012				
>5M	LT1055	LT1055				

Note 1: Source resistance is defined as matched or unmatched, e.g.,  $P_{1} = 1k$  means: 1k at each input or 1k at one input and zero at the other

 $R_S$  = 1k means: 1k at each input, or 1k at one input and zero at the other.



### **APPLICATIONS INFORMATION – NOISE**

#### Noise Testing – Voltage Noise

The LT1028/LT1128's RMS voltage noise density can be accurately measured using the Quan Tech Noise Analyzer, Model 5173 or an equivalent noise tester. Care should be taken, however, to subtract the noise of the source resistor used. Prefabricated test cards for the Model 5173 set the device under test in a closed-loop gain of 31 with a 60 $\Omega$  source resistor and a 1.8k feedback resistor. The noise of this resistor combination is  $0.13\sqrt{58} = 1.0\text{nV}/\sqrt{\text{Hz}}$ . An LT1028/LT1128 with 0.85nV/ $\sqrt{\text{Hz}}$  noise will read ( $0.85^2 + 1.0^2$ )<sup>1/2</sup> =  $1.31\text{nV}/\sqrt{\text{Hz}}$ . For better resolution, the resistors should be replaced with a 10 $\Omega$  source and 300 $\Omega$  feedback resistor. Even a 10 $\Omega$  resistor will show an apparent noise which is 8% to 10% too high.

The 0.1Hz to 10Hz peak-to-peak noise of the LT1028/ LT1128 is measured in the test circuit shown. The frequency response of this noise tester indicates that the 0.1Hz corner is defined by only one zero. The test time to measure 0.1Hz to 10Hz noise should not exceed 10 seconds, as this time limit acts as an additional zero to eliminate noise contributions from the frequency band below 0.1Hz. Measuring the typical 35nV peak-to-peak noise performance of the LT1028/LT1128 requires special test precautions:

- (a) The device should be warmed up for at least five minutes. As the op amp warms up, its offset voltage changes typically  $10\mu$ V due to its chip temperature increasing 30°C to 40°C from the moment the power supplies are turned on. In the 10 second measurement interval these temperature-induced effects can easily exceed tens of nanovolts.
- (b) For similar reasons, the device must be well shielded from air current to eliminate the possibility of thermoelectric effects in excess of a few nanovolts, which would invalidate the measurements.
- (c) Sudden motion in the vicinity of the device can also feedthrough to increase the observed noise.

A noise-voltage density test is recommended when measuring noise on a large number of units. A 10Hz noise-voltage density measurement will correlate well with a 0.1Hz to 10Hz peak-to-peak noise reading since both results are determined by the white noise and the location of the 1/f corner frequency.



Figure 2. 0.1Hz to 10Hz Noise Test Circuit



Figure 3. 0.1Hz to 10Hz Peak-to-Peak Noise Tester Frequency Response





# **APPLICATIONS INFORMATION – NOISE**

#### Noise Testing – Current Noise

Current noise density  $(I_n)$  is defined by the following formula, and can be measured in the circuit shown in Figure 4.



Figure 4

If the Quan Tech Model 5173 is used, the noise reading is input-referred, therefore the result should not be divided by 31; the resistor noise should not be multiplied by 31.

#### 100% Noise Testing

The 1kHz voltage and current noise is 100% tested on the LT1028/LT1128 as part of automated testing; the approximate frequency response of the filters is shown. The limits on the automated testing are established by extensive correlation tests on units measured with the Quan Tech Model 5173. 10Hz voltage noise density is sample tested on every lot. Devices 100% tested at 10Hz are available on request for an additional charge.

10Hz current noise is not tested on every lot but it can be inferred from 100% testing at 1kHz. A look at the current noise spectrum plot will substantiate this statement. The only way 10Hz current noise can exceed the guaranteed limits is if its 1/f corner is higher than 800Hz and/or its white noise is high. If that is the case then the 1kHz test will fail.



Figure 5. Automated Tester Noise Filter



# **APPLICATIONS INFORMATION**

#### General

The LT1028/LT1128 series devices may be inserted directly into OP-07, OP-27, OP-37, LT1007 and LT1037 sockets with or without removal of external nulling components. In addition, the LT1028/LT1128 may be fitted to 5534 sockets with the removal of external compensation components.

#### Offset Voltage Adjustment

The input offset voltage of the LT1028/LT1128 and its drift with temperature, are permanently trimmed at wafer testing to a low level. However, if further adjustment of V<sub>OS</sub> is necessary, the use of a 1k nulling potentiometer will not degrade drift with temperature. Trimming to a value other than zero creates a drift of  $(V_{OS}/300)\mu V/^{\circ}C$ , e.g., if V<sub>OS</sub> is adjusted to  $300\mu V$ , the change in drift will be  $1\mu V/^{\circ}C$ .

The adjustment range with a 1k pot is approximately  $\pm 1.1$  mV.



#### **Offset Voltage and Drift**

Thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier unless proper care is exercised. Air currents should be minimized, package leads should be short, the two input leads should be close together and maintained at the same temperature.

The circuit shown in Figure 7 to measure offset voltage is also used as the burn-in configuration for the LT1028/LT1128.



Figure 7. Test Circuit for Offset Voltage and Offset Voltage Drift with Temperature

#### Unity-Gain Buffer Applications (LT1128 Only)

When  $R_F \le 100\Omega$  and the input is driven with a fast, largesignal pulse (>1V), the output waveform will look as shown in the pulsed operation diagram (Figure 8).



Figure 8

During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short-circuit protection, will be drawn by the signal generator. With  $R_F \geq 500\Omega$ , the output is capable of handling the current requirements ( $I_L \leq 20mA$  at 10V) and the amplifier stays in its active mode and a smooth transition will occur.

As with all operational amplifiers when  $R_F > 2k$ , a pole will be created with RF and the amplifier's input capacitance, creating additional phase shift and reducing the phase margin. A small capacitor (20pF to 50pF) in parallel with  $R_F$  will eliminate this problem.



# **APPLICATIONS INFORMATION**

#### **Frequency Response**

The LT1028's Gain, Phase vs Frequency plot indicates that the device is stable in closed-loop gains greater than +2 or -1 because phase margin is about 50° at an open-loop gain of 6dB. In the voltage follower configuration phase margin seems inadequate. This is indeed true when the output is shorted to the inverting input and the noninverting input is driven from a 50 $\Omega$  source impedance. However, when feedback is through a parallel R-C network (provided C<sub>F</sub> < 68pF), the LT1028 will be stable because of interaction between the input resistance and capacitance and the feedback network. Larger source resistance at the noninverting input has a similar effect. The following voltage follower configurations are stable:



Another configuration which requires unity-gain stability is shown below. When  $C_F$  is large enough to effectively short the output to the input at 15MHz, oscillations can occur. The insertion of  $R_{S2} \geq 500\Omega$  will prevent the LT1028 from oscillating. When  $R_{S1} \geq 500\Omega$ , the additional noise contribution due to the presence of  $R_{S2}$  will be minimal. When  $R_{S1} \leq 100\Omega$ ,  $R_{S2}$  is not necessary, because  $R_{S1}$  represents a heavy load on the output through the  $C_F$  short. When  $100\Omega < R_{S1} < 500\Omega$ ,  $R_{S2}$  should match  $R_{S1}$ . For example,  $R_{S1} = R_{S2} = 300\Omega$  will be stable. The noise increase due to  $R_{S2}$  is 40%.



If  $C_F$  is only used to cut noise bandwidth, a similar effect can be achieved using the over-compensation terminal.

The Gain, Phase plot also shows that phase margin is about 45° at gain of 10 (20dB). The following configuration has a high ( $\approx$ 70%) overshoot without the 10pF capacitor because of additional phase shift caused by the feedback resistor – input capacitance pole. The presence of the 10pF capacitor cancels this pole and reduces overshoot to 5%.



#### **Over-Compensation**

The LT1028/LT1128 are equipped with a frequency overcompensation terminal (Pin 5). A capacitor connected between Pin 5 and the output will reduce noise bandwidth. Details are shown on the Slew Rate, Gain-Bandwidth Product vs Over-Compensation Capacitor plot. An additional benefit is increased capacitive load handling capability.





Strain Gauge Signal Conditioner with Bridge Excitation

Low Noise Voltage Regulator



16





LINEAR



Paralleling Amplifiers to Reduce Voltage Noise

1. ASSUME VOLTAGE NOISE OF LT1028 AND 7.5 $\Omega$  SOURCE RESISTOR = 0.9nV/ $\sqrt{Hz}$ . 2. GAIN WITH n LT1028s IN PARALLEL = n • 200. 3. OUTPUT NOISE =  $\sqrt{n}$  • 200 • 0.9nV/ $\sqrt{Hz}$ .

4. INPUT REFERRED NOISE =  $\frac{\text{OUTPUT NOISE}}{n \cdot 200} = \frac{0.9}{\sqrt{n}} \text{ nV}/\sqrt{\text{Hz}}.$ 5. NOISE CURRENT AT INPUT INCREASES  $\sqrt{n}$  TIMES.

6. IF n = 5, GAIN = 1000, BANDWIDTH = 1MHz, RMS NOISE, DC TO 1MHz =  $\frac{2\mu V}{\sqrt{5}}$  = 0.9 $\mu$ V.

1028 TA05





#### **Tape Head Amplifier**









Low Noise, Wide Bandwidth Instrumentation Amplifier

**Gyro Pick-Off Amplifier** 







Super Low Distortion Variable Sine Wave Oscillator

**Chopper-Stabilized Amplifier** 







### **SCHEMATIC DIAGRAM**





Please refer to http://www.linear.com/product/LT1028#packaging for the most recent package drawings.





Please refer to http://www.linear.com/product/LT1028#packaging for the most recent package drawings.



N Package 8-Lead PDIP (Narrow .300 Inch) Reference LTC DWG # 05-08-1510 Pay

1. DIMENSIONS ARE <u>INCHES</u> 1. DIMENSIONS ARE <u>MILLIMETERS</u> \*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

T LINEAR TECHNOLOGY

Please refer to http://www.linear.com/product/LT1028#packaging for the most recent package drawings.



S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE



Please refer to http://www.linear.com/product/LT1028#packaging for the most recent package drawings.



4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE





Please refer to http://www.linear.com/product/LT1028#packaging for the most recent package drawings.



### **OBSOLETE PACKAGE**



### **REVISION HISTORY** (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
В	10/12	Replaced the Typical Application.	1
С	10/14	Corrected diagram to show N8 package is not obsolete.	2
		Changed T <sub>JMAX</sub> to 150°C for S8 and SW packages.	2
		Corrected right-hand Electrical Characteristics column to reflect non-A-grade specs.	3
		Corrected LM301A and LT1012 input polarity.	28
D	10/15	Corrected component values in Low Noise Voltage Regulator circuit.	16





### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1806/LT1807	325MHz, 3.5nV/ $\sqrt{\text{Hz}}$ Single and Dual Op Amps	Slew Rate = 140V/µs, Low Distortion at 5MHz: -80dBc



