Errata Sheet and Guidelines for MAX 10 ES Devices



ES-1040 2015.06.12 101 Innovation Drive San Jose, CA 95134 www.altera.com



Contents

Device Errata for MAX 10 ES Devices	
ADC Prescalar	
ESD Performance	
Timing Model Adjustment	
Device Guidelines for MAX 10 ES Devices	2-1
Recommended Power-up Sequencing for MAX 10 ES Devices	
Full Chip Erase Prior to Initial Device Programming	
Migration Guidelines	2-2
Document Revision History	

Device Errata for MAX 10 ES Devices

2015.06.12

Subscribe Send Feedback

This errata sheet provides information about known device issues affecting MAX[®] 10 engineering sample (ES) devices.

- Note: ES devices are not intended to be used for volume production or device qualification testing.
 - ES devices are intended to be used at nominal voltage and nominal temperature only for DDR3 external memory interface (EMIF) support.

Table 1-1: Device Errata for MAX 10 ES Devices

This table lists the specific device issues and the affected MAX 10 ES devices.

lssue	Affected Devices	Planned Fix
ADC Prescalar on page 1-1	10M08 ES	Production Devices
 ADC prescalar gain error ADC prescalar THD performance		
ESD Performance on page 1-2 HBM ESD performance for MAX 10 ES devices is below target level	10M08 ES	Production Devices
Timing Model Adjustment on page 1-2Timing model adjustment on I/O-to- Core and Core-to-I/O for MAX 10 ES devices	10M08 ES	Updated Timing Model in the Quartus II software version 15.0

ADC Prescalar

The ADC prescalar in the 10M08 ES devices does not meet datasheet specifications, affecting gain error and total harmonic distortion (THD) specifications. Other specifications related to prescalar are not affected. This issue will be fixed in production devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

ISO 9001:2015 Registered





Table 1-2: Gain Error and Drift Specifications for 10M08 ES Devices

Parameter	Symbol	Condition	Channel	Min	Тур	Max	Unit
Gain error and drift	Fasin	With prescalar on	8	2	_	5	%FS
	Egain	With prescalar on	16	-1	_	1	%FS

Table 1-3: Total Harmonic Distortion Specifications for 10M08 ES Devices

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Total Harmonic Distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1$ MHz, PLL, Prescalar enabled	61	_		dB

ESD Performance

HBM ESD performance for 10M08 ES devices is below target levels (CDM meets targets). Altera will improve ESD performance in production devices.

As per JEDEC document JESD625b, follow the standard ESD handling guidelines, particularly for human handling, (i.e. wear proper ground strap) when handling 10M08 ES devices.

Timing Model Adjustment

To better align the Quartus[®] II timing models with silicon characterization, Altera recommends adjusting the timing for I/O-to-Core and Core-to-I/O data transfer in MAX 10 ES devices. For temporary solution, add 300 ps (0.3 ns) clock uncertainty in TimeQuest Timing Analyzer.

To add 300 ps (0.3 ns) clock uncertainty in TimeQuest Timing Analyzer, add the following constraints in the Synopsys Design Constraints File (.sdc):

- set_clock_uncertainty -setup -to <clock name> -setup -add 0.3
- set_clock_uncertainty -hold -enable_same_physical_edge -to <clock name> -add 0.3

For example:

```
set_clock_uncertainty -to { inst|altpll_component|auto_generated|pll1|
clk[1] } -setup 0.3
```

After adding the .sdc file constraint, a clock uncertainty row is added in **Data Required Path** in the timing report.

Device Errata for MAX 10 ES Devices



Send Feedback

1-3

Figure 1-1: Timing Report Before 300 ps Clock Uncertainty is Added

	Slack	Fr	om Node	To	Node	Launch Cl	Launch Clock Latch Clock		Relationship	Clock Skew	Data Delay	
1	0.486	datai	in_deg90	deg9	0_reg	reg virclk inst altpll_component auto_generated pll1 clk[1] 2.500		2.500	-0.021	1.369		
	Tot	al	Incr	RF	Туре	Fanout	anout Location Ele		Element			
15	- 1.	217	0.000	RR	IC	1	CLKCTRL_G4	inst altpll_	component auto_	generated wire_p	oll1_clk[1]~clkctrl i	nclk[0
16	- 1.	217	0.000	RR	CELL	1	CLKCTRL_G4	inst altpll_	component auto_	generated wire_p	pll1 clk[1]~clkctrl outclk	
17	- 1.	217	0.000		RE	1	CLKCTRL_G4	CUDA_CLKBUF				
18	-1.	227	0.010		RE	1	CLKBUF_OUT_X0_Y9_N32_I0	CLKBUF_C	тис			
19	- 1.	381	0.154		RE	1	GLOBAL_CLK_H_X0_Y9_N0_I4	GLOBAL_CLK_H				
20	-1.	494	0.113		RE	1	GLOBAL_CLK_V_X10_Y10_N0_I4	GLOBAL_CLK_V				
21	1.	645	0.151		RE	1	SCLK_TO_ROWCLK_BUF_X10_Y20_N0_I14	14 SCLK_TO_ROWCLK_BUF				
22	2.	.056	0.411		RE	1	LAB_CLK_X11_Y20_N0_I5	LAB_CLK				
23	2.	120	0.064		RE	1	BLK_CLK_BUF_X31_Y20_N0_I5	BUF X31 Y20 NO IS BLK_CLK_BUF				
24	2.	118	-0.002	RR	IC	1	FF_X31_Y20_N17	deg90_reg clk				
25	2.	479	0.361	RR	CELL	1	FF_X31_Y20_N17	deg90 reg				
3	2.355	5	-0.124		uTsu	1	FF_X31_Y20_N17	deg90 red	9			

Figure 1-2: Timing Report After 300 ps Clock Uncertainty is Added

	s	lack	Fro	m Node	То	o Node 🛛 Launch Clock		ock L	Latch Clock		Relationship	Clock Skew	Data Delay	ĺ
1	0.1	.86	datain	_deg90	deg9	0_reg	virclk	inst altpll_componen	t auto_generated pll1 cl	:lk[1]	2.500	-0.021	1.369	
Da	ata	Requi	ired P	ath										
		Tota	ıl	Incr	RF	Type	Fanout	Location	1	Element				
16		1.2	17	0.000	RR	CELL	1	CLKCTRL_G4	inst	altpll_c	omponent auto_g	jenerated wire_p	ll1_clk[1]~clkctrl	outcl
17		1.2	17	0.000		RE	1	CLKCTRL_G4	CUD	DA_CLK	BUF			
18		1.2	27	0.010		RE	1	CLKBUF_OUT_X0_Y9_N32	_10 CLK	BUF_O	JT			
19		1.3	81	0.154		RE	1	GLOBAL_CLK_H_X0_Y9_N	0_14 GLO	BAL_C	LK_H			
20		1.4	94	0.113		RE	1	GLOBAL_CLK_V_X10_Y10	_N0_I4 GLO	BAL_C	LK_V			
21		1.6	45	0.151		RE	1	SCLK_TO_ROWCLK_BUF_	X10_Y20_N0_I14 SCL	SCLK_TO_ROWCLK_BUF				
22		2.0	56	0.411		RE	1	LAB_CLK_X11_Y20_N0_I5	LAB	LAB CLK				
23		2.1	20	0.064		RE	1	BLK_CLK_BUF_X31_Y20_N	0_15 BLK_	_CLK_B	UF			
24		2.1	18	-0.002	RR	IC	1	FF_X31_Y20_N17	deg	90_reg	clk			
25		2.4	79	0.361	RR	CELL	1	FF_X31_Y20_N17	deg	90_reg				
3		2.179		-0.300	-				cloc	ck unce	rtainty			
4		2.055		-0.124		uTsu	1	FF_X31_Y20_N17	deg	90_reg				



Device Guidelines for MAX 10 ES Devices

ES-1040 Subscribe Send Feedback

This guidelines sheet provides Altera's recommended guidelines when using MAX 10 ES devices.

- **Note:** ES devices are not intended to be used for volume production or device qualification testing.
 - ES devices are intended to be used at nominal voltage and nominal temperature only for DDR3 EMIF support.

Recommended Power-up Sequencing for MAX 10 ES Devices

To ensure the minimum current draw during power up and configuration for MAX 10 dual supply ES devices, follow the recommended power-up sequence as shown in the figure below.

Figure 2-1: Recommended Power-up Sequence

The power rails in each group must be ramped up to a minimum of 90% of their full rail before the next group starts.



Full Chip Erase Prior to Initial Device Programming

You must perform a full chip erase prior to device programming when you use the MAX 10 device for the first time. The full chip erase prevents the reconfiguration watchdog timer from timing out. The full chip erase must be done only prior to initial programming.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered





2-2 Migration Guidelines

For full chip erase, follow these steps:

- 1. Open the Quartus II Programmer.
- 2. In the Programmer window, click Hardware Setup and select USB Blaster.
- 3. Click Auto Detect on the left pane.
- 4. Select the device and set the Erase column as shown in the following figure.
- 5. Click **Start** to start full chip erase.

Figure 2-2: The Quartus II Programmer



Migration Guidelines

This migration guidelines is applicable if you plan to use MAX 10 SC or SF variant (for single supply devices) and DC or DF variant (for dual supply devices) in production devices.

Altera recommends designing your board with MAX 10 ES device SA or DA variant according to the recommendation for SC or SF variant (for single supply devices) and DC or DF variant (for dual supply devices). There are cross variants pin mismatches between MAX 10 ES devices and MAX 10 production devices. You can migrate the pins as recommended in the following tables without impact to your design.

MAX 10 ES Device SA Variant Pin	MAX 10 Production Device SC or SF Variant Pin
ADC_VREF	VCCA
ANAIN1	GND
REFGND	GND
ADC11N[18]	I/O

Table 2-1: MAX 10 Devices Migration from ES Device SA Variant to Production Device SC or SF Variant

Device Guidelines for MAX 10 ES Devices



Send Feedback

2-3

Table 2-2: MAX 10 Devices Migration from ES Device DA Variant to Production Device DC or DF Variant

MAX 10 ES Device DA Variant Pin	MAX 10 Production Device DC or DF Variant Pin
ADC_VREF	VCCA
ANAIN[12]	GND
REFGND	GND
ADC1IN[116] or ADC[12]IN[18]	I/O
VCCA_ADC	VCCA
VCCINT	VCC

Device Guidelines for MAX 10 ES Devices



Document Revision History

Changes

Updated the note in Device Errata and Device Guidelines chapters: ES

101 Innovation Drive, San Jose, CA 95134

now part of Intel

ISO

9001:2015

Registered

		devices are not intended to be used for volume production or device qualification testing.
March 2015	2015.03.06	 Added EMIF guideline: ES devices are intended to be used at nominal voltage and nominal temperature only for DDR3 external memory interface (EMIF) support. Removed transient current guidelines. Added Migration Guidelines.
November 2014	2014.11.11	 Added total harmonic distortion specifications for 10M08 ES devices in ADC Prescalar errata. Added errata for timing model adjustment.
September 2014	2014.09.22	Initial release.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current

specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice.

Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information

2015.06.12

ES-1040

Date

June 2015

Subscribe 💭 Send Feedback

Version

2015.06.12