

# 1 A, low quiescent current, low-noise voltage regulator

Datasheet - production data



### Features



- AEC-Q100 qualified Input voltage from 1.5 to 5.5 V
- Ultra-low dropout voltage (200 mV typ. at 1 A load)
- Very low quiescent current (20 µA typ. at no load, 200 µA typ. at 1 A load, 1 µA max. in off mode)
- Very low-noise with no bypass capacitor  $(30 \ \mu \ V_{RMS} \ at \ V_{OUT} = 0.8 \ V)$
- Output voltage tolerance: ±2.0% at 25 °C
- 1 A guaranteed output current
- Wide range of output voltages available on request: 0.8 V to 4.5 V with 100 mV step and adjustable from 0.8 V
- Logic-controlled electronic shutdown
- Stable with ceramic capacitors  $C_{OUT} = 1 \mu F$

This is information on a product in full production.

- Internal current and thermal limit
- DFN6 (3x3 mm) package
- Temperature range: -40 °C to 125 °C

### Applications

- Printers
- Game consoles
- Computer
- **Consumer** applications
- Automotive post regulation

### Description

The LD39100 provides 1 A maximum current with an input voltage range from 1.5 V to 5.5 V and a typical dropout voltage of 200 mV. The device is stable with ceramic capacitors on the input and output. The ultra-low dropout voltage, low quiescent current and low-noise features make it suitable for low power battery-powered applications. Power supply rejection is 70 dB at low frequency and starts to roll off at 10 kHz. Enable logic control function puts the LD39100 in shutdown mode, allowing a total current consumption lower than  $1 \mu A$ . The device also includes short-circuit constant current limiting and thermal protection. LD39100 is available also in AEC-Q100 qualified version, in the DFN6 (3x3 mm) with wettable flank package.

1/29

### Contents

Со	ntents					
1	Circuit s	schematio	S	5		
2	Pin conf		6			
3	Maximum ratings					
4			eristics			
5	Typical	performa	nce characteristics	12		
6	Application information					
	6.1	External	capacitors	17		
		6.1.1	Input capacitor	17		
		6.1.2	Output capacitor	17		
	6.2	Power dis	ssipation	17		
	6.3	Enable fu	18			
	6.4	Power G	18			
7	Package	e informa	tion	20		
	7.1	DFN6 (3)	(3 mm) package information	21		
	7.2	DFN6 (3)	(3 mm) automotive-grade package information	23		
	7.3	DFN6 (3)	(3 mm) packing information	25		
8	Ordering	g informa	tion	27		
9	Revisior	n history				

# List of tables

Table 1: Pin description	6
Table 2: Absolute maximum ratings	
Table 3: Thermal data	
Table 4: ESD performance	7
Table 5: LD39100 electrical characteristics (adjustable version)	8
Table 6: LD39100 electrical characteristics (fixed version)	10
Table 7: DFN6 (3x3 mm) mechanical data	
Table 8: DFN6 (3x3 mm) automotive-grade mechanical data	24
Table 9: DFN6 (3x3) tape and reel mechanical data	
Table 10: Order code	27
Table 11: Document revision history	



# List of figures

Figure 1: LD39100 schematic diagram (adjustable version) Figure 2: LD39100 schematic diagram (fixed version) Figure 3: Pin connection (top view) Figure 4: V <sub>ADJ</sub> accuracy Figure 5: V <sub>OUT</sub> accuracy	5 6 12
Figure 6: Dropout voltage vs. temperature ( $V_{OUT} = 2.5 V$ )	
Figure 7: Dropout voltage vs. temperature (V <sub>OUT</sub> = 1.5 V)	
Figure 8: Dropout voltage vs. output current	
Figure 9: Short-circuit current vs. drop voltage	
Figure 10: Output voltage vs. input voltage ( $V_{OUT} = 0.8 \text{ V}$ )	
Figure 11: Output voltage vs. input voltage (V <sub>OUT</sub> = 2.5 V) Figure 12: Quiescent current vs. temperature	
Figure 12: Vin input current in off mode vs. temperature	
Figure 14: Load regulation	
Figure 15: Line regulation $V_{OUT} = 0.8 V$	
Figure 16: Line regulation $V_{OUT} = 2.5 V$	
Figure 17: Supply voltage rejection vs. temperature (V <sub>OUT</sub> = 0.8 V)	13
Figure 18: Supply voltage rejection vs. temperature (V <sub>OUT</sub> = 2.5 V)	
Figure 19: Supply voltage rejection vs. frequency (Vout = 0.8 V)	
Figure 20: Supply voltage rejection vs. frequency (Vout = 2.5 V)	
Figure 21: Output noise voltage vs. frequency	
Figure 22: Enable voltage vs. temperature	14
Figure 23: Load Transient ( $V_{OUT} = 0.8 \text{ V}$ , $I_{OUT} = \text{from 10 mA to 1 A}$ ).	
Figure 24: Load Transient ( $V_{OUT} = 0.8 \text{ V}$ , $I_{OUT} = \text{from 100 mA to 1 A}$ )	
Figure 25: Load Transient ( $V_{OUT} = 2.5 \text{ V}$ , $I_{OUT} = \text{from 10 mA to 1 A}$ ) Figure 26: Load Transient ( $V_{OUT} = 2.5 \text{ V}$ , $I_{OUT} = \text{from 100 mA to 1 A}$ )	
Figure 27: Line transient ( $V001 = 2.5 \text{ v}$ , $1001 = 11011 \text{ 100 mA to T A}$ )	
Figure 28: Start-up transient	
Figure 29: Enable transient	
Figure 30: Typical application circuit for fixed output version	
Figure 31: Typical application circuit for adjustable version	16
Figure 32: Power dissipation vs. ambient temperature	18
Figure 33: DFN6 (3x3 mm) package outline	21
Figure 34: DFN6 (3x3 mm) recommended footprint	
Figure 35: DFN6 (3x3 mm) automotive-grade package outline	
Figure 36: DFN6 (3x3 mm) automotive-grade recommended footprint	
Figure 37: DFN6 (3x3) tape outline	
Figure 38: DFN6 (3x3 mm) reel outline	26



# 1 Circuit schematics



Figure 1: LD39100 schematic diagram (adjustable version)

Figure 2: LD39100 schematic diagram (fixed version)



DocID15676 Rev 7



#### **Pin configuration** 2



Table 1: Pin description						
	Pin					
Symbol	LD39100 (adjustable version)	LD39100 (fixed version)	Function			
EN 1 1 Enable pin logic input: low = s high = active		EN 1 1				
GND	2 2		Common ground			
PG	3	3	Power Good			
Vout	4	4	Output voltage			
ADJ	5	-	Adjust pin			
V <sub>IN</sub>	6	6	LDO input voltage			
NC	-	5	Not connected			
GND Exposed pad		Exposed pad has to be connected to GND				

# 3 Maximum ratings

Symbol	Parameter	Value	Unit
VIN	DC input voltage	-0.3 to 7	V
		-0.3 to V <sub>IN</sub> + 0.3	
Vout	DC output voltage	(7 V max.)	V
		-0.3 to V <sub>IN</sub> + 0.3	
EN	Enable pin	(7 V max.)	V
PG	Power Good pin	-0.3 to 7	V
ADJ	Adjust pin	4	V
Іоит	Output current	Internally limited	
PD	Power dissipation	Internally limited	
T <sub>STG</sub>	Storage temperature range	- 65 to 150	°C
T <sub>OP</sub>	Operating junction temperature range	- 40 to 125	°C

Table 2: Absolute maximum ratings



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

#### Table 3: Thermal data

Symbol	Symbol Parameter		Unit
RthJA Thermal resistance junction-ambient		55	°C/W
R <sub>thJC</sub>	Thermal resistance junction-case	10	°C/W

#### Table 4: ESD performance

Symbol	Parameter	Test conditions	Value	Unit
ESD	ESD protection voltage	HBM	4	kV
ESD	ESD protection voltage	MM	0.4	kV



# 4 Electrical characteristics

 $T_J$  = 25 °C,  $V_{IN}$  = 1.8 V,  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu F,$   $I_{OUT}$  = 100 mA,  $V_{EN}$  =  $V_{IN},$  unless otherwise specified.

Symbol	Parameter	100 electrical characteristics (adjust Test conditions	Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Operating input voltage		1.5		5.5	V
V <sub>ADJ</sub>		I <sub>OUT</sub> = 10 mA T <sub>J</sub> = 25 °C	784	800	816	mV
V ADJ	V <sub>ADJ</sub> accuracy	louт = 10 mA -40 °C < TJ < 125 °C	776	800	824	mv
I <sub>ADJ</sub>	Adjust pin current				1	μA
ΔVout	Static line regulation	V <sub>OUT</sub> + 1 V ≤ V <sub>IN</sub> ≤ 5.5 V I <sub>OUT</sub> = 100 mA		0.01		%/V
	Transient line	$\Delta V_{IN} = 500 \text{ mV}$ $I_{OUT} = 100 \text{ mA}$ $t_R = 5  \mu \text{s}$		10		
ΔVout	regulation <sup>(1)</sup>	ΔV <sub>IN</sub> = 500 mV I <sub>OUT</sub> = 100 mA t <sub>F</sub> = 5 μs		10		mVpp
$\Delta V_{OUT}$	Static load regulation	I <sub>OUT</sub> = 10 mA to 1 A		0.002		%/mA
ΔVουτ	Transient load regulation <sup>(1)</sup>	$I_{OUT} = 10 \text{ mA to } 1 \text{ A}$ $t_R = 5 \ \mu \text{s}$		40		mVpp
2001		I <sub>ОUT</sub> = 1 A to 10 mA t <sub>F</sub> = 5 µs		40		
Vdrop	Dropout voltage <sup>(2)</sup>	I <sub>OUT</sub> = 1 A V <sub>O</sub> fixed to 1.5 V -40 °C < T <sub>J</sub> < 125 °C		200	400	mV
e <sub>N</sub>	Output noise voltage	10 Hz to 100 kHz I <sub>OUT</sub> = 100 mA V <sub>OUT</sub> = 0.8 V		30		μV <sub>RMS</sub>
SVR	Supply voltage rejection $V_0 = 0.8 V$	$V_{IN} = 1.8 V+/-V_{RIPPLE}$ $V_{RIPPLE} = 0.25 V$ frequency = 1 kHz $I_{OUT} = 10 mA$		70		dB
		$V_{\text{IN}} = 1.8 \text{ V+/-}V_{\text{RIPPLE}}  V_{\text{RIPPLE}} = 0.25 \text{ V}$ frequency = 10 kHz I <sub>OUT</sub> = 100 mA		65		
		Iout = 0 mA		20		
la	Quiescent current	Іоит = 0 mA -40 °C < T <sub>J</sub> < 125 °C			50	μA
		Iout = 0 to 1 A		200		

8/29

DocID15676 Rev 7



#### Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
lq	Quiescent current	Iout = 0 to 1 AQuiescent current-40 °C < TJ < 125 °C			300	μA
		$V_{IN}$ input current in off mode: $V_{EN} = GND^{(3)}$		0.001	1	
				0.92*		
	Power good output	Rising edge		Vout		
PG	threshold			0.8*		V
PG		Falling edge		V <sub>OUT</sub>		
	Power good output voltage low	Isink = 6 mA open drain output			0.4	V
Isc	Short-circuit current	R <sub>L</sub> = 0		2.5		А
Ven	Enable input logic low	V <sub>IN</sub> = 1.5 V to 5.5 V			0.4	V
VEN	Enable input logic -40 °C < TJ< 125 °C high	0.9			V	
I <sub>EN</sub>	Enable pin input current	$V_{\text{EN}} = V_{\text{IN}}$		0.1	100	nA
t <sub>ON</sub>	Turn-on time (4)			30		μs
TSHDN	Thermal shutdown			160		°C
I SHDN	Hysteresis			20		C
Соит	Output capacitor	Capacitance (see Section 5: "Typical performance characteristics")	1			μF

#### Notes:

<sup>(1)</sup>All transient values are guaranteed by design, not tested in production.

<sup>(2)</sup>Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.5 V.

<sup>(3)</sup>PG pin floating.

 $^{(4)}$ Turn-on time is time measured between the enable input just exceeding V<sub>EN</sub> high value and the output voltage just reaching 95% of its nominal value.



 $T_J = 25 \text{ °C}, V_{IN} = V_{OUT(NOM)} + 1 \text{ V}, C_{IN} = C_{OUT} = 1 \text{ }\mu\text{F}, I_{OUT} = 100 \text{ mA}, V_{EN} = V_{IN}, unless otherwise specified.}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VI	Operating input voltage		1.5		5.5	V
	Vout accuracy	$V_{OUT} > 1.5 V$ $I_{OUT} = 10 mA$ $T_J = 25 °C$	-2.0		2.0	
Vouт		Vout > 1.5 V Iout = 10 mA -40 °C < TJ < 125 °C	-3.0		3.0	%
		V <sub>OUT</sub> ≤ 1.5 V I <sub>OUT</sub> = 10 mA		±20		
		Vou⊤ ≤ 1.5 V Iou⊤ = 10 mA -40 °C < TJ < 125 °C		±30		mV
ΔVουτ	Static line regulation	$V_{OUT}$ + 1 V ≤ $V_{IN}$ ≤ 5.5 V I <sub>OUT</sub> = 100 mA		0.01		%/V
	Transient line regulation <sup>(1)</sup>	$\Delta V_{\text{IN}} = 500 \text{ mV}$ Iout = 100 mA t <sub>R</sub> = 5 µs		10		
ΔVουτ		$ \Delta V_{IN} = 500 \text{ mV} $ Iout = 100 mA $t_F = 5 \ \mu s$		10		mVpp
ΔVουτ	Static load regulation	$I_{OUT} = 10 \text{ mA to } 1 \text{ A}$		0.002		%/mA
ΔVουτ	Transient load regulation <sup>(1)</sup>	lout = 10 mA to 1 A t <sub>R</sub> = 5 μs		40		mVpp
		I <sub>OUT</sub> = 1 A to 10 mA t <sub>F</sub> = 5 μs		40		- mvpp
Vdrop	Dropout voltage <sup>(2)</sup>	Iouт = 1 A Vouт > 1.5 V -40 °C < TJ < 125 °C		200	400	mV
еn	Output noise voltage	10 Hz to 100 kHz Іоит = 100 mA Vouт = 2.5 V		85		µV <sub>RMS</sub>
01/5	Supply voltage rejection V <sub>OUT</sub> = 1.5 V	$\label{eq:VIN} \begin{split} V_{IN} &= V_{OUT(NOM)} + 0.5 \ V + / - V_{RIPPLE} \\ V_{RIPPLE} &= 0.1 \ V \\ frequency &= 1 \ kHz \\ I_{OUT} &= 10 \ mA \end{split}$		65		
SVR		$V_{\text{IN}} = V_{\text{OUT}(\text{NOM})} + 0.5 \text{ V} + / - V_{\text{RIPPLE}}$ $V_{\text{RIPPLE}} = 0.1 \text{ V}$ $frequency = 10 \text{ kHz}$ $I_{\text{OUT}} = 100 \text{ mA}$		62		dB

Table 6: LD39100 electrical characteristics (fix	(ed version)
--	--------------



**Electrical characteristics** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Ια	Quiescent current	Iout = 0 mA		20			
		l <sub>ουτ</sub> = 0 mA -40 °C < T <sub>J</sub> < 125 °C			50		
		IOUT = 0 to 1 A		200			
		I <sub>OUT</sub> = 0 to 1 A -40 °C < T <sub>J</sub> < 125 °C			300	Αμ	
		$V_{IN}$ input current in OFF mode: <sup>(3)</sup> $V_{EN} = GND$		0.001	1		
PG	Power good output threshold	Rising edge		0.92* Vouт		V	
		Falling edge		0.8* Vоит			
	Power good output voltage low	Isink = 6 mA open drain output			0.4	V	
Isc	Short-circuit current	R <sub>L</sub> = 0		2.5		А	
V <sub>EN</sub>	Enable input logic low	V <sub>IN</sub> = 1.5 V to 5.5 V -40 °C < T <sub>J</sub> < 125 °C			0.4	V	
	Enable input logic high		0.9			V	
I <sub>EN</sub>	Enable pin input current	Ven = Vin		0.1	100	nA	
Ton	Turn-on time (4)			30		μs	
TSHDN	Thermal shutdown			160		°C	
	Hysteresis			20		0	
Соит	Output capacitor	Capacitance (see Section 5: "Typical performance characteristics")	1			μF	

#### Notes:

<sup>(1)</sup>All transient values are guaranteed by design, not tested in production.

 $^{(2)}$ Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to output voltages below 1.5 V.

<sup>(3)</sup>PG pin floating.

 $^{(4)}$ Turn-on time is time measured between the enable input just exceeding V<sub>EN</sub> high value and the output voltage just reaching 95% of its nominal value.



# 5 Typical performance characteristics









51

Typical performance characteristics









DocID15676 Rev 7

#### Typical performance characteristics

0.4 0.3 0.2 0.1 0 -50 -25

0 25

50

T [℃]

75

100 125

GIPD020920151118MT

150

I<sub>OUT</sub>

1 10-400M

KO

 $V_{EN} = V_{IN} = 3.5 \text{ V}, V_{OUT} = 0.8 \text{ V}, I_{OUT} = \text{from 10 mA to 1 A}, t_R = t_F = 5 \ \mu\text{s}$ 

Rus 133 / 5.84

#### LD39100





Typical performance characteristics



57

 $V_{EN} = V_{IN} = 0 \text{ V to 4 V}, V_{OUT} = 0.8 \text{ V}, I_{OUT} = 100 \text{ mA}$ 

 $V_{\text{EN}}$  = 0 V to 2 V,  $V_{\text{IN}}$  = 3.5 V,  $V_{\text{OUT}}$  = 0.8 V,  $I_{\text{OUT}}$  = 100 mA

# 6 Application information

The LD39100 is an ultra low-dropout linear regulator. It provides up to 1 A with a low 200 mV dropout. The input voltage range is from 1.5 V to 5.5 V. The device is available in fixed and adjustable output versions.

The regulator is equipped with internal protection circuitry, such as short-circuit current limiting and thermal protection.

*Figure 30: "Typical application circuit for fixed output version"* and *Figure 31: "Typical application circuit for adjustable version"* illustrate the typical application schematics:







Regarding the adjustable version, the output voltage can be adjusted from 0.8 V up to the input voltage, minus the voltage drop across the pass element (dropout voltage), by connecting a resistor divider between ADJ pin and the output, thus allowing remote voltage sensing.



The resistor divider should be selected as follows:

Equation 1

$$V_{OUT} = V_{ADJ} (1 + R_1 / R_2)$$
 with  $V_{ADJ} = 0.8 V$  (typ.)

Resistors should be used with values in the range from 10 k $\Omega$  to 50 k $\Omega$ . Lower values can also be suitable, but they increase current consumption.

### 6.1 External capacitors

The LD39100 voltage regulator requires external low ESR capacitors to assure control loop stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance defined in the following sections.

Input and output capacitors should be located as close as possible to the relevant pins.

#### 6.1.1 Input capacitor

An input capacitor with a minimum value of 1  $\mu$ F must be located as close as possible to the input pin of the device and returned to a clean analog ground. A good quality, low-ESR ceramic capacitor is suggested. It helps to ensure stability of the control loop, reduces the effects of inductive sources and improves ripple rejection.

A value above 1  $\mu$ F may be chosen when the application involves fast load transients.

### 6.1.2 Output capacitor

The LD39100 requires a low-ESR capacitor connected on its output to keep the control loop stable and reduce the risk of ringing and oscillations. The control loop is designed to be stable with any good quality ceramic capacitor (such as X5R/X7R types) with a minimum value of 1  $\mu$ F and equivalent series resistance in the 0 to 150 m $\Omega$  range.

It is important to highlight that the output capacitor must maintain its capacitance and ESR in the stable region over the full operating temperature, load and input voltage ranges to assure stability. Therefore, capacitance and ESR variations must be taken into account in the design phase to ensure the device works in the expected stability region.

If the above conditions are respected, there is no maximum limit to the output capacitance.

### 6.2 **Power dissipation**

An internal thermal feedback loop disables the output voltage if the die temperature rises to approximately 160 °C. This feature protects the device from excessive temperature and allows the user to push the limits of the power handling capability of a given circuit board without the risk of damaging the device.

A good PC board layout should be used to maximize power dissipation. The thermal path for the heat generated by the device is from the die to the copper lead frame, through the package leads and exposed pad, to the PC board copper. The PC board copper acts as a heatsink. The footprint copper pads should be as wide as possible to spread and dissipate the heat to the surrounding ambient. Feed-through vias to the inner or backside copper layers are also useful to improve the overall thermal performance of the device.



The device power dissipation depends on the input voltage, output voltage and output current, and is given by:

**Equation 2** 

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$

Junction temperature of the device is:

Equation 3

$$T_{J_{MAX}} = T_A + R_{thJA} \times P_D$$

where:

 $T_{J\_MAX}$  is the maximum junction of the die,125  $^{\circ}\text{C}$ 

T<sub>A</sub> is the ambient temperature

 $R_{\text{thJA}}$  is the thermal resistance junction-to-ambient





### 6.3 Enable function

The LD39100 features the enable function. When EN voltage is higher than 0.9 V, the device is ON, and if it is lower than 0.4 V, the device is OFF. In shutdown mode, consumption is lower than 1  $\mu$ A.

EN pin has not an internal pull-up, so it cannot be left floating if it is not used.

### 6.4 Power Good function

Some applications require a flag showing that the output voltage is in the correct range.

Power Good threshold depends on the adjust voltage. When it is higher than  $0.92^*V_{ADJ}$ , Power Good (PG) pin goes to high impedance. If it is below  $0.80^*V_{ADJ}$  PG pin goes to low



impedance. If the device works well, Power Good pin is at high impedance. If the output voltage is fixed using an external or internal resistor divider, Power Good threshold is 0.92\*V<sub>OUT</sub>.

If the device is disabled (EN pin low) the PG signal is set to high impedance. This is done intentionally to avoid pull down current by the PG pin in disabled mode.

Power Good function requires an external pull-up resistor, which has to be connected between PG pin and V<sub>IN</sub> or V<sub>OUT</sub>. PG pin typical current capability is up to 6 mA. A pull-up resistor for PG should be in the range from 100 k $\Omega$  to 1 M $\Omega$ . If Power Good function is not used, PG pin has to remain floating.



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



57



DFN6 (3x3 mm) package information



DocID15676 Rev 7

Table 7: DFN6 (3x3 mm) mechanical data				
Dim.	mm			
Dini.	Min.	Тур.	Max.	
A	0.80		1	
A1	0	0.02	0.05	
A3		0.20		
b	0.23		0.45	
D	2.90	3	3.10	
D2	2.23		2.50	
E	2.90	3	3.10	
E2	1.50		1.75	
е		0.95		
L	0.30	0.40	0.50	

### Table 7: DFN6 (3x3 mm) mechanical data







7.2

57

### DFN6 (3x3 mm) automotive-grade package information

Figure 35: DFN6 (3x3 mm) automotive-grade package outline



DocID15676 Rev 7

Table 8: DFN6 (3X3 mm) automotive-grade mechanical data				
Dim.	mm			
Diili.	Min.	Тур.	Max.	
A	0.80	0.85	0.90	
A1	0.0		0.05	
b	0.20	0.25	0.30	
D	2.95	3.00	3.05	
D2	2.30	2.40	2.50	
e		0.95		
E	2.95	3.00	3.05	
E2	1.50	1.60	1.70	
L	0.30	0.40	0.50	

Table 8: DFN6 (3x3 mm) automotive-grade mechanical data







### 7.3

# DFN6 (3x3 mm) packing information



Figure 37: DFN6 (3x3) tape outline





#### Table 9: DFN6 (3x3) tape and reel mechanical data

Dim.	mm			
Dim.	Min.	Тур.	Max.	
A0	3.20	3.30	3.40	
B0	3.20	3.30	3.40	
K0	1	1.10	1.20	



# 8 Ordering information

### Table 10: Order code

Or			
Industrial grade	Automotive grade <sup>(1)</sup>	Output voltage	
LD39100PUR	LD39100PURY	Adj. from 0.8 V	
LD39100PU12R	LD39100PU12RY	1.2 V	
LD39100PU18R	LD39100PU18RY	1.8 V	
LD39100PU25R	LD39100PU25RY	2.5 V	
LD39100PU30R		3.0 V	
LD39100PU33R	LD39100PU33RY	3.3 V	

#### Notes:

<sup>(1)</sup>Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q002 or equivalent.



# 9 Revision history

Table 11: Document revision history

Date	Revision	Changes	
29-Jul-2009	1	Initial release.	
16-Apr-2010 2		Modified Figure 8 on page 9.	
11-Oct-2011	3	Document status promoted from preliminary data to datasheet.	
24-Apr-2014	<ul> <li>Part numbers LD39100xx, LD39100xx12 and LD39 to LD39100. Updated Table 1: Device summary. Updescription in cover page Section 1: Circuit schema Pin configuration, Section 4: Electrical characteristical performance characteristics, Figure 32: Typ circuit for fixed output version, Section 7: Package n Deleted previous Section 8: Different output voltage LD39100xx available on request. Added Section 8: mechanical data. Minor text changes.</li> </ul>		
01-Sep-2015	5	Updated Figure 32: Typical application circuit for fixed output version. Minor text changes.	
20-Jun-2016 6		Updated features in cover page. Removed Table 1: Device summary. Updated Section 6.2: "Enable function". Added Section 8: "Ordering information" and Section 7.1: "DFN6 (3x3 mm) package information". Minor text changes.	
23-Oct-2017 7		In Table 5: "LD39100 electrical characteristics (adjustable version)": - Updated Isc Typ. value (was 1.5) Table 6: "LD39100 electrical characteristics (fixed version)": - Updated Isc Typ. value (was 1.5) Removed Figure 30: ESR required for stability with ceramic capacitors (Vout = 0.8 V) Removed Figure 31: ESR required for stability with ceramic capacitors (Vout = 2.5 V) Updated Section 6: "Application information" Added Section 6.1: "External capacitors"	

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

