

Title of C	hange:				AR0237 Register Refe	rence (Al	ND92	74/[D) document u	odate.			
Effective	date:				5 February 2018								
Contact	informat	tion:			Contact your local ON	Semicor	nduct	or Sa	alesOffice or <	Sonya.Yi	p@ons	semi.com>	
Type of n	notificati	on:				nis Product Bulletin is for notification purposes only. ON Semiconductor will proceed with implen nis change upon publication of this Product Bulletin.							
Change	category	/:			🗌 Wafer Fab Change	Wafer Fab Change 🔲 Assembly Change 🔲 Test Change 🛛 Other: Documentation							
	: nge/Add Change	ition D Material	-	hang	e		Datasheet/ <u>ProductDoc change</u> Shipping/Packaging/Marking Other:						
Sites A	Affected	:			ON Semiconductor Sit None	es:				Exterr None	nal Fou	ndry/Subcon Sites:	
Descript	ion and I	Purpo	ose:										
no change	e to the pr	oduct	form	n, fit, or	-	[.] da ta ba s	e cha	nge	s. These chang	es are th	ie resul	It of a documentation error only; there is	
<u>AR0237 R</u>	egister Re	feren	<u>ce C</u>	<u>hanges</u>									
1. In Table	es 1 and T	able 2	2, rem	noved co	onfidential registers R	0x3096 a	and R	0x39	98				
2. In Table	es 1 and T	able 2	2, rem	noved co	onfidential register R0	x30DC							
3. In Table	es 1 and 2	, adde	ed reg	gister RC	x31FE								
<u>New Regis</u>	<u>ster</u>												
	R12798 (R0x31FE)			c	USTOMER_REV		???? ?	??? ??	?? ????	0 (0x0000x0)			
			15:0	0x0000	CUSTOMER REV (RO)	<u> </u>				N	N	1	
	R0x31FE	С	ustomer	revision								-	
		1	1							I	1	<u>–</u>	
4. In Table	es 1 and T	able 2	2, rem	noved co	onfidential registers R	0x3EF8 a	and R	Dx3F	4A				
5. In Table	e 2, chang	ed Ru	x301	A[15] d	efinition and updated	default	value	S					
Old Regist	ter Definit	<u>tion</u>											
	R12314 R0x301A	15:0		reset regist	er (R/W)		N	Y]				
	ROADOIA	15 14	0x0000 X	Reserved Reserved					-				
		13	0x0001	Reserved smla serial	iser dis]				
		12	0x0000	0: HISPI Inte	rface enabled. rface disabled.		Ν	N					
		11	0x0000	mode).	on e powered down when the sensor is in star e enabled even when the sensor is in "stan		N	N					
	L	1		all the wint D		7							



	15:0	0x2058	RESET_REGISTER (R/W)	N	Y
	15	0x0000	0: Update of many of the registers is synchronized to frame start. Inhibit register updates. Register changes will remain pending until this bit is returned to 0. When hits bit is returned to 0, all pending register updates will be made on the next frame start. 		
R12314 R0x301A	14	x	Reserved		
	13	х	Reserved		
	12	0x0000	SMIA_SERIALISER_DIS 0: HiSPi Interface enabled. 1: HiSPi interface disabled.	N	N
	11	0x0000	FORCED_PLL_ON 0: PLL_will be powered down when the sensor is in standby (low power mode). 1: PLL will be enabled even when the sensor is in "standby."	N	N

6. In Table 2, updated register R0x301C definition

Old Register Definition

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
R12316	7:0	0x00	mode_select_(R/W)	N	Y
R0x301C	7:1	х	Reserved		
	0:-1	0x00	stream Setting this bit places the sensor in streaming mode. Clearing this bit places the sensor in a low power mode. The result of clearing this bit depends upon the operating mode of the sensor. Entry and exit from streaming mode can also be controlled from the signal interface.	N	N
-	-2:2	х	Reserved		
	1	0x00	mirror_row 0: Normal readout 1: Readout is filpped (mirrored) vertically so that the row specified by y_addr_end_is read out of the sensor first.	N	Y
	0	0x00	mirror_col 0: Normal readout 1: Readout is mirrored horizontally so that the column specified by x_addr_end_is read out of the sensor first.	N	Y
	Control	s Imaging mo	des of the sensor. For details see the bit field descriptions.		

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
R12316 R0x301C	7:0	00Z0	MODE_SELECT_ (R/W)	N	Y		
	7:1	x	Reserved				
	0	0x00	STREAM Setting this bit places the sensor in streaming mode. Clearing this bit places the sen- sor in a low power mode. The result of clearing this bit depends upon the operating mode of the sensor. Entry and exit from streaming mode can also be controlled from the signal interface.	N	N		
	Controls imaging modes of the sensor. For details see the bit field descriptions.						



7. In Table 2, changed register R0x3022 definition

Old Register Definition

R12322	7:0	0x00	grouped_parameter_hold_ (R/W)	N	Y
R0x3022	7:1	Х	Reserved		
	0:-1	0x00	grouped_parameter_hold Must be set to 0.	Ν	N
	-2:1	Х	Reserved		
	0	0x00	mask_bad 0: The sensor will produce bad (corrupted) frames as a result of some register changes. : Bad (corrupted) frames are masked within the sensor by extending the vertical blanking time for the duration of the bad frame.	N	N
	Control	s group para	meters of the sensor. For details see the bit field descriptions.		

New Register Definition

1	1						
R12322 R0x3022	7:0	00x0	GROUPED_PARAMETER_HOLD_ (R/W)	N	Y		
	7:1	x	Reserved				
	o	0x00	GROUPED_PARAMETER_HOLD Must be set to 0.	N	N		
	Controls group parameters of the sensor. For details see the bit field descriptions.						
R12323 R0x3023	7:0 0x00 MASK_CORRUPTED_FRAMES_(R/W)		N	N			
	When ena	bled, masks	the first frame after any settings change which result in the first output frame being corru	ipted.			

8. In Table 2, updated R0x3026 default values

Old Register Definition

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	
R12326 R0x3026	15:0	0x6500	gpl_status (RO)	N	N	
	15:3	RO	Reserved			
	2	RO	Reserved			
	1	RO	Reserved			
	0	RO	Reserved			
	Reflects the status of the Input pins: TRIGGER(2), OUTPUT_ENABLE_N(1), SADDR(0). Upper bits are hardwired to a constant.					





9. In Table 2, updated R0x3064 default values

Old Register Definition

R12388 R0x3064	15:0	0x1902	smla_test (R/W)	N	N
	15:13	х	Reserved		
	12	0x0001	teserved		
	11:10	0x0002	Reserved		
	9	0x0000	Reserved		
	8	0x0001	embedded_data 0: Frames out of the sensor exclude the embedded data. 1: Frames of data out of the sensor include 2 rows of embedded data. This register field should only be change while the sensor is in software standby. Disabiling the embedded data will not reduce the number of vertical blanking rows.	N	N
	7	0x0000	embedded_stats_en 0: Embedded_statistics are not transmitted on the 2 stats rows after the frame pixel data. 1: Embedded statistics are transmitted on the 2 stats data rows after the frame pixel data.	N	N
	6:4	×	Reserved		
	3:0	0x0002	teserved		

	15:0	0x1902	SMLA_TEST (R/W)	N	N
	15:13	x	Reserved		
	12	х	Reserved		
	11:10	x	Reserved		
R12388 R0x3064	9	x	Reserved		
	8	0x0001	EMBEDDED_DATA 0: Frames out of the sensor exclude the embedded data. 1: Frames of data out of the sensor include 2 rows of embedded data. This register field should only be change while the sensor is in software standby. Disabling the embedded data will not reduce the number of vertical blanking rows.	N	N
	7	0x0000	EMBEDDED STATS_EN 0: Embedded statistics are not transmitted on the 2 stats rows after the frame pixel data. 1: Embedded statistics are transmitted on the 2 stats data rows after the frame pixel data.	N	N
	6:4	x	Reserved		
	3:0	x	Reserved		
		15:13 12 11:10 9 R0x3064 8 7 6:4	IIII X 15:13 X 12 X 11:10 X 9 X 8 0x0001 7 0x0000 6:4 X	R12365 R0x3064 N Reserved 12 X Reserved 11:10 X Reserved 9 X Reserved 8 0x0001 EMBEDDED_DATA 0: Frames out of the sensor exclude the embedded data. 1: Frames of data out of the sensor include 2 rows of embedded data. 1: Trames of data out of the sensor include 2 rows of embedded data. 1: Trames of data out of the sensor include 2 rows of embedded data. 1: Trames of data out of the sensor include 2 rows of embedded data. 1: Trames of data out of the sensor include 2 rows of embedded data. 1: Engleded data will not reduce the number of vertical blanking rows. 7 0x0000 EMBEDDED_STATS_EN Embedded statistics are transmitted on the 2 stats data rows after the frame pixel data. 6:4 X Reserved	15:13 X Reserved 12 X Reserved 11:10 X Reserved 11:10 X Reserved 9 X Reserved 8 0x0001 EMBEDDED_DATA 0: Frames out of the sensor exclude the embedded data. 1: Frames of data out of the sensor include 2 rows of embedded data. 1: Trames of data out of the sensor include 2 rows of embedded data. This register field should only be change while the sensor is in odriver a standary. Diabiling the embedded data will not reduce the number of vertical blanking rows. N 7 0x0000 0: Embedded statistics are not transmitted on the 2 stats stat rows after the frame pixel data. 1: Embedded statistics are transmitted on the 2 stats data rows after the frame is data. N 6:4 X Reserved



10. In Table 2, changed R0x306E[4] to reserved

Old Register Definition

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
R12398	15:0	0x9018	datapath_select (R/W)	N	N
R0x306E	15:13	0x0004	slew rate_ctrl_parallel Selects the slew (edge) rate for the DOUT[11:0]. FRAME_VALID, UNE_VALID and FLASH outputs. Only affects the FLASH output when parallel data output is disabled. The value (111) results in the fastest edge rates on these signals. Slowing down the edge rate can reduce ringing and electro-magnetic emissions.	N	N
	12:10	0x0004	edge rate. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	N
	9	0x0000	high vcm 0: selects HISPI low vcm (SLVS) mode. Vbb_SLVS must be 0.4V 1: Selects HISPI high vcm mode. Vbb_SLVS - vbb_IO - 1.8V	N	N
	8	0x0000	datapath_select_bit8 Not used.	N	N
	7:5	X	Reserved		
	4	0x0001	Reserved		
	3	0x0001	datapath_select_row_type_exp_en When enabled, row type and exposure number information is sent to the framer in line-interleave mode. The framer embeds this information as a part of the packetized-SP sync codes. In linear mode	N	N
	2	0x0000	datapath_select_pad_rows_to_framer When disabled in Line-Interleave mode, padding rows are not passed on to the framer. Has no effect in linear mode.	N	N
	1:0	0x0000	special line valid 00: Normal behavior of LINE_VALID 01: LINE_VALID is driven continuously (continue generating LINE_VALID during vericial blanking) 10: LINE_VALID is driven continuously as LINE_VALID XOR FRAME_VALID 11: Reserved.	N	N

	15:0	0x9018	DATAPATH_SELECT (R/W)	N	
R12395 R0x306E	15:13	0x0004	SLEW RATE CTRL PARALLEL Selects the slew (edge) rate for the DOUT[11:0], FRAME_VALID, LINE_VALID and FLASH outputs. Only affects the FLASH output when parallel data output is disabled. The value (111) results in the fastest edge rates on these signals. Slowing down the edge rate can reduce ringing and electro-magnetic emissions.	N	
	12:10	0x0004	SLEW RATE CTRL PINCLK Selects the slew (edge) rate for the PINCLK output. Has no effect when parallel data output it disabled. The value (111) results in the fasterst edge rate. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	
	9	x	Reserved		
	8	0x0000	DATAPATH_SELECT_BIT8 Not used.	N	
	7:5	x	Reserved		
	4	х	Reserved		
	3	0x0001	DATAPATH <u>SELECT_ROW_TYPE_EXP</u> EN When enabled, row type and exposure number information is sent to the framer in line-interleave mode. The framer embeds this information as a part of the packe- tized-SP sync codes. In linear mode	N	
	2	0x0000	DATAPATH SELECT PAD ROWS TO FRAMER When disabled in Line-interleave mode, padding rows are not passed on to the framer. Has no effect in linear mode.	N	
	1:0	0x0000	SPECIAL_LINE_VALID 00: Normal behavior of LINE_VALID 01: LINE_VALID is driven continuously (continue generating LINE_VALID during vertical blanking) 10: LINE_VALID is driven continuously as LINE_VALID XOR FRAME_VALID 11: Reserved	N	



11. In Table 2, changed R0x30B0[12] to reserved and updated default values

Old Register Definition

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
R12464	15:0	0x0A38	digital_test (R/W)	N	Y
R0x30B0	15	0x0000	Reserved		
	14	0x0000	pll_complete_bypass 0: PLL is enabled 1: PLL is bypassed. EXTCLK will be used. Note that the serial interface does not function when PLL is bypassed.	N	N
	13	0x0000	Context b Context Control. 0: Use Context A 1: Use Context B	Y	N
	12	0x0000	seq_ip_mode in HisPi 30fps mode, this bit can be set along with a halved frequency setting. This mode would use reduce the width of some of the digital signals to analog.	N	N
	11	0x0001	cont_line_valid_int Generate continuous LINE_VALIDs (even during frame-blanking)	N	Y
	10	0x0000	delta_dk_t2_read_lim Output delta-dark rows	N	Y
	9	0x0000	context_switch_operation_mode	N	N
	8	0x0000	pixclk_on When set, the parallel output PIXCLK will continue to toggle irrespective of standby mode.	N	N
	7	0x0000	mono, chrome_operation Monochrome_sensor operation. 0: Normal operation. 1: Sensor will operate similar to a mono chrome sensor. Useful in the bin2 mode.	Y	N
	6	0x0000	Reserved		
	5	0x0001	Reserved		
	4	0x0001	embedded hispi orc 0: Normai operation of hispi orc calculation is enabled 1: HISP (RC Is calculated from HISPI P and Is sent through embedded line; (the first wollnes) in the neutr frame. Once text checksum_valid is high, values of CRC are sampled and stored in a register. Logic toggles the 'test_star_checksum' nonce test_checksum_valid is high-s othat CRC is calculated for subsequent frames. Stored CRC value is sent out through embedded data lines in the next frame.	N	N
	3:2	0x0002	Reserved		
	1	0x0000	no_sh_jump_limit When enabled	N	N
	0	0x0000	Reserved		
R12466 R0x30B2	15:0	0x0000	tempsens_data_reg (R/W)	Y	N
KUX30B2	Output	value from te	mperature sensor.		

	12	x	Reserved		
	11	0x0001	CONT_LINE_VALID_INT Generate continuous LĪNE_VALIDs (even during frame-blanking)	N	Y
	10	0x0000	DELTA DK T2 READ LIM Output delta-dark rows	N	7
	9	0x0000	CONTEXT_SWITCH_OPERATION_MODE	N	2
R12464 R0x30B0	8	0x0000	PIXCLK_ON When set, the parallel output PIXCLK will continue to toggle irrespective of standby mode.	N	2
	7	0x0000	MONO_CHROME_OPERATION Monochrome sensor operation. 0: Normal operation. 1: Sensor will operate similar to a mono chrome sensor. Useful in the bin2 mode.	Y	2
	6	x	Reserved		
	5	x	Reserved		
	4	0x0001	EMBEDDED_HISPI_CRC 0: Normal operation of hippi crc calculation is enabled 1: HISPI CRC is calculated from HISPI Part of sent through embedded lines (the first two lines) in the next frame. Once test checksum valid is high, values of CRC are sampled and stored in a register. Logic suggies the "test start, checksum" concerts checksum_valid is high - so that CRC is calculated for subsequent frames. Stored CRC value is sent out through embedded tain lines in the sent frame.	N	2
	3:2	x	Reserved		
	1	0x0000	NO SH JUMP LIMIT When enabled	N	1
	0	x	Reserved		



12. In Table 2, updated R0x30B4[3:1]default value and R0x30B4[0] definition

Old Register Definition

R12468	15:0	0x0000	tempsens ctrl reg (R/W)		
R0x30B4	15:6	0x0000	retrigger_threshold When the measured absolute temperature (ADC value) changes more than this setting, the delta dark algorithm is retriggered and the temperature is saved as the comparison level for the next measurement. If the value is set to zero, the retrigger function will be disabled.	N	N
	5	0x0000	temp_clear_value Clear data register (sanity check).	Ν	N
	4	0x0000	temp_start_conversion When asserted, a new temp value will be generated for each frame capture. When asserted in standby mode, a new temp value will be generated.	N	N
	3:1	0x0000	Reserved		
	0	0x0000	0: Temperature sensor power on 1: Temperature sensor power off	N	N

New Register Definition

	15:0	0000z0	TEMPSENS_CTRL_REG (R/W)				
	15:6	0x0000	RETRIGGER_THRESHOLD When the measured absolute temperature (ADC value) changes more than this set- ting, the delta dark algorithm is renizgered and the temperature is saved as the com- parison level for the next measurement. If the value is set to zero, the retrigger function will be disabled.	N	N		
R12468	5	0x0000	TEMP_CLEAR_VALUE Clear data register (sanity check).	N	N		
R0x30B4	4	0x0000	TEMP_START_CONVERSION When asserted, a new temp value will be generated for each frame capture. When asserted in standby mode, a new temp value will be generated.	N	N		
3:1	3:1	x	Reserved				
	0	0x0000	TEMPSENS_POWER_ON 0: Temperature sensor power off 1: Temperature sensor power on	N	N		
	Connor register for temperature sensor						

13. In Table 2, changed R0x30BA[5] to reserved and updated default values

Old Register Definition

R12474	15:0	0x760C	digital_ctrl (R/W)	Y	N
R0x30BA	15	000000	Reserved		
	14:12	0x0007	Reserved		
	11:9	0x0003	Reserved		
	8	0x0000	combi_mode 1: Operation mode can switch seamlessly between HDR and Linear mode (no bad frames). The HDR sequencer is used. T1 data is output when linear mode is set by register R0x3082.	Y	N
	7	0x0000	Reserved		
	6	0x0000	Reserved		
	5	0x0000	dither_enable Enables dithering after digital gain. Dither will automatically disabled if one of digital color gains is less than 2.	N	N
	4	0x0000	Reserved		
	3:2	0x0003	Reserved		
	1:0	0x0000	Reserved		



	1	1	I		1
	15:0	0x760C	DIGITAL_CTRL (R/W)	Y	N
	15	x	Reserved		
	14:12	x	Reserved		
	11:9	x	Reserved		
	8	0x000x0	COMBI_MODE 1: Operation mode can switch seamlessly between HDR and Linear mode (no bad frames). The HDR sequencer is used. T1 data is output when linear mode is set by register R0x3082.	Y	N
R12474 R0x30BA	7	x	Reserved		
	6	x	Reserved		
	5	x	Reserved		
	4	x	Reserved		
	3:2	х	Reserved		
	1:0	x	Reserved		
	1		Ī		l

14. In Table 2, changed R0x3180[7:4] to reserved and updated default values

Old Register Definition

R12672	15:0	0x8089	delta_dk_control (R/W)	N	N
R0x3180	15	0x0001	delta_dk_sub_en Enables the delta dark correction.	Ν	N
	14	0x0000	delta_dk_every_frame Running the delta dark algorithm every frame or when gain, integration time is changing.	N	N
	13	0x0000	delta_dk_recalc Forces recalculation of the delta dark value.	Ν	N
	12	000000	Reserved		
	11	0x0000	Reserved		
	10	0x0000	delta_dk_gradient_removal Enables the gradient removal algorithm.	Ν	N
	9	0x0000	delta dk. gradient every frame c: The measured delta dark gradient will be applied to the first frame after standby only. The delta dark values will be recalculated for the second frame after standby. 1: The measured delta dark gradient will be applied every frame.	N	N
	8	Х	Reserved		
	7:4	0x0008	delta dk. rows Number of dark rows to use for delta dark measurements.	N	N
	3:0	0x0009	Reserved		





15. In Table 2, updated default values of register R0x31C4

Old Register Definition

		~			
R12740	15:0	0xF555	hispi_sync_patt (R/W)	N	N
R0x31C4	15:8	0x00F5	Reserved		
	7:0	0x0055	Reserved		
	HISPI SY	nc Pattern			

	15:0	0xF555	HISPI_SYNC_PATT (R/W)	N	N	
R12740 R0x31C4	15:8	x	Reserved			
	7:0	x	Reserved			
	HiSPi Sync Pattern					



16. In Table 2, updated definition of register R0x31D8

Old Register Definition

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
R12760	15:0	0x0000	hispi_test (R/W)	N	N
R0x31D8	15:11	Х	Reserved		
	10:7	0x0000	test, mode Define test mode to be applied to MIP//CCP interface if test, en is asserted. HSPI: o. Transmit do en each physical line of all enabled data and clock lanes (reserved if using separate HISPI PHY) 3. Transmit differential on all enabled data and clock lanes (data lanes ONLY If using separate HISPI PHY) 3. Transmit differential on all enabled data and clock lanes (data lanes ONLY If using separate HISPI PHY) 4. Transmit afferential on all enabled data and clock lanes (data lanes ONLY If using separate HISPI PHY) 4. Transmit a square wave at half the potential serial data rate on all enabled data and clock lanes (data lanes ONLY fusing separate HISPI PHY) 6. Serializes and clock lanes (data lanes ONLY fusing separate HISPI PHY) 6. Serializes and transmits the pattern specified by test_user_data 7. Transmit a continuous, repeated sequence of priss1 data, with no SAV code, copied on all enabled data lanes	N	N
	6:4	X	Reserved		
	3:0	0x0000	hispi_test_lane_en Defines which data lanes are enabled when test_en = 1 - b0 = data lane 0 b3 = data lane 3	N	N
	-1:3	X	Reserved		
	2:0	0x0000	hispi alternate test mode Alternate column test mode x to: disable test x 0 1: enable test - even column select even frame - even column, odd frame - odd column x 11: enable test - odd column, odd frame - even column even frame - odd column, odd frame - even column 1 0 1: enable test in stitky mode - even column/frame 1 11: enable test in stitky mode - odd column/frame	N	N

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
	15:0	0000x0	HISPI_TEST (R/W)	N	N
	15:11	x	Reserved		
R12760 R0x31D5	10:7	0x0000	TEST_MODE Define text mode to be applied to MIFUCCP interface if test en is asserted. HiSF1: 0: Tranumit 0 on each physical line of all enabled data and clock lanes (reserved if using separate HiSF1 FHY) 1: Reserved 2: Tranumit differential 0 on all enabled data and clock lanes (data lanes ONLY if using separate HiSF1 FHY) 3: Tranumit differential and lenabled data and clock lanes (data lanes ONLY if using separate HiSF1 FHY) 4: Tranumit adverterial and lenabled data and clock lanes (data lanes ONLY if using separate HiSF1 FHY) 5: Tranumit advanter work at high the potential serial data rate on all enabled data and clock lanes (data lanes ONLY if using separate HiSF1 FHY) 5: Tranumit a square work at high their data rate on all enabled data and clock lanes (data lanes ONLY if using separate HiSF1 FHY) 6: Serializes and transmits the partern specified by test <u>user_data</u> 7: Tranumit a continuous, repeated sequence of privial data, with no SAV code, copied on all enabled data lanes	N	N
	6:4	0x0000	HISPI_ALTERNATE_TEST_MODE Alternate column test mode x x 0 : disbole test x 0 : isable test - even column select even frame - even column , odd frame - odd column x 1 1 : enable test - odd column select even frame - odd column , odd frame - even column 1 0 1 : enable test in sticky mode - even column/frame 1 1 : enable test in sticky mode - odd column/frame	N	N
	3:0	0x0000	HISPI_TEST_LANE_EN Defines which data lanes are enabled when test_en = 1 - b0 = data lane 0 b3 = data lane 3	N	N



List of Affected Standard Parts:					
AR0237CSSC00SUEA0-DR					
AR0237CSSC00SHRA0-DR					
AR0237CSSC00SPRA0-DR					
AR0237CSSC12SHRA0-DR					
AR0237CSSC12SPRA0-DR					
AR0237IRSH12SHRA0-DR-E					
AR0237IRSH12SPRA0-DR-E					



Product	Customer Part Number
AR0237CSSC00SHRA0-DR	
AR0237CSSC00SPRA0-DR	
AR0237CSSC00SUEA0-DR	
AR0237CSSC12SHRA0-DR	
AR0237CSSC12SPRA0-DR	