SGLS011B - MARCH 2003 - REVISED DECEMBER 2008

#### **FEATURES**

- 1-A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and **Adjustable Versions**
- Dropout Voltage Down to 230 mV at 1 A (TPS76850)
- Ultralow 85-µA Typical Quiescent Current
- **Fast Transient Response**
- 2% Tolerance Over Specified Conditions for **Fixed-Output Versions**
- Open Drain Power Good (See TPS767xx for Power-On Reset With 200-ms Delay Option)
- 20-Pin TSSOP (PWP)PowerPAD™ Package
- **Thermal Shutdown Protection**


#### description

This device is designed to have a fast transient response and be stable with 10-μF low ESR capacitors. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76850) and is directly proportional to the output current. Additionally, since the PMOS pass element is a

#### SUPPORTS DEFENSE, AEROSPACE AND MEDICAL APPLICATION

- **Controlled Baseline**
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range<sup>†</sup>
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**
- † Additional temperature ranges are available contact factory.



NC - No internal connection

voltage-driven device, the quiescent current is very low and independent of output loading (typically 85 μA over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the guiescent current to less than 1  $\mu A$  at T  $_{1}$  = 25°C.

Power good (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS768xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS768xx family is available in a 20-pin PWP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.




SGLS011B - MARCH 2003 - REVISED DECEMBER 2008


#### description (continued)

#### **TPS76833 DROPOUT VOLTAGE**

## FREE-AIR TEMPERATURE



#### LOAD TRANSIENT RESPONSE



#### ORDERING INFORMATION<sup>†</sup>

ТЈ	OUTPUT VOLTAGE (V) TYP	PACK	AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	5.0			TPS76850QPWPREP	76850EP
	3.3			TPS76833QPWPREP	76833EP
	3.0		Tape and reel	TPS76830QPWPREP§	76830EP§
	2.8	TSSOP - PWP		TPS76828QPWPREP§	76828EP§
-40°C to 125°C	2.7			TPS76827QPWPREP§	76827EP§
-40 C to 125 C	2.5			TPS76825QPWPREP	76825EP
	1.8			TPS76818QPWPREP	76818EP
	1.5			TPS76815QPWPREP	76815EP
	Adjustable 1.2 V to 5.5 V			TPS76801QPWPREP	76801EP
-55°C to 125°C	Adjustable 1.2 V to 5.5 V	TSSOP - PWP	Tape and reel	TPS76801MPWPREP	76801ME
	5.0			TPS76850MPWPREP	76850ME

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.




<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

<sup>§</sup> This device is Product Preview.

The TPS76801 is programmable using an external resistor divider (see application information). The PWP package is available taped and reeled. Note R suffix to the device type (e.g., TPS76801QPWPREP).


## description (continued)



<sup>&</sup>lt;sup>†</sup> See application information section for capacitor selection details.

Figure 1. Typical Application Configuration (For Fixed Output Options)


### functional block diagram—adjustable version





SGLS011B - MARCH 2003 - REVISED DECEMBER 2008

## functional block diagram—fixed-voltage version



**Terminal Functions** 

### **PWP Package**

TERMINAL			
NAME	NO.	1/0	DESCRIPTION
GND/HSINK	1		Ground/heatsink
GND/HSINK	2		Ground/heatsink
GND	3		LDO ground
NC	4		No connect
EN	5	I	Enable input
IN	6	- 1	Input
IN	7	- 1	Input
NC	8		No connect
GND/HSINK	9		Ground/heatsink
GND/HSINK	10		Ground/heatsink
GND/HSINK	11		Ground/heatsink
GND/HSINK	12		Ground/heatsink
OUT	13	0	Regulated output voltage
OUT	14	0	Regulated output voltage
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)
PG	16	0	PG output
NC	17		No connect
NC	18		No connect
GND/HSINK	19		Ground/heatsink
GND/HSINK	20		Ground/heatsink



SGLS011B - MARCH 2003 - REVISED DECEMBER 2008

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range <sup>‡</sup> , V <sub>I</sub>	0.3 V to 13.5 V
Voltage range at EN	
Maximum PG voltage	
Peak output current	
Continuous total power dissipation	See dissipation rating table
Output voltage, V <sub>O</sub> (OUT, FB)	7 V
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
ESD rating, HBM	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE - FREE-AIR TEMPERATURES**

PACKAGE	PACKAGE AIR FLOW (CFM)		PACKAGE		DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
PWP§	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W		
PVVP3	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W		
PWP¶	0	3 W	23.8 mW/°C	1.9 W	1.5 W		
PVVPII	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W		

<sup>§</sup> This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in × 2-in coverage (4 in<sup>2</sup>).

#### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> #	2.7	10	V
Output voltage range, VO	1.2	5.5	V
Output current, IO (see Note 1)	0	1.0	Α
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-40	125	°C

<sup>#</sup> To calculate the minimum input voltage for your maximum output current, use the following equation: V<sub>I(min)</sub> = V<sub>O(max)</sub> + V<sub>DO(max load)</sub>.

NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



<sup>‡</sup> All voltage values are with respect to network terminal ground.

<sup>¶</sup> This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>). For more information, refer to TI technical brief SLMA002.

SGLS011B - MARCH 2003 - REVISED DECEMBER 2008

# electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(tvp)} + 1 \text{ V}$ , $I_O = 1 \text{ mA}$ , $\overline{EN} = 0 \text{ V}$ , $C_O = 10 \mu\text{F}$ (unless otherwise noted)

PARAMETE	R	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
	TPS76801	$5.5 \text{ V} \ge \text{V}_{O} \ge 1.5 \text{ V},$	T <sub>J</sub> = 25°C		٧o		
	17576801	$5.5 \text{ V} \ge \text{V}_{O} \ge 1.5 \text{ V},$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.98V <sub>O</sub>		1.02V <sub>O</sub>	
	TD070045	$T_J = 25^{\circ}C$ ,	$2.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		1.5		
	TPS76815	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	2.7 V < V <sub>IN</sub> < 10 V	1.470		1.530	
	TDC70040	T <sub>J</sub> = 25°C,	2.8 V < V <sub>IN</sub> < 10 V		1.8		
	TPS76818	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	2.8 V < V <sub>IN</sub> < 10 V	1.764		1.836	
	TD070005	T <sub>J</sub> = 25°C,	3.5 V < V <sub>IN</sub> < 10 V		2.5		
	TPS76825	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	3.5 V < V <sub>IN</sub> < 10 V	2.450		2.550	
Output voltage (10 μA to 1 A load)	TD070007	$T_J = 25^{\circ}C$ ,	3.7 V < V <sub>IN</sub> < 10 V		2.7		V
(see Note 2)	TPS76827	$T_J = -40^{\circ}C$ to 125°C,	$3.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.646		2.754	V
,	TD07000	T <sub>J</sub> = 25°C,	3.8 V < V <sub>IN</sub> < 10 V		2.8		
	TPS76828	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	3.8 V < V <sub>IN</sub> < 10 V	2.744		2.856	
	TD070000	T <sub>J</sub> = 25°C,	4 V < V <sub>IN</sub> < 10 V		3.0		
	TPS76830	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	4 V < V <sub>IN</sub> < 10 V	2.940		3.060	
	TD07000	T <sub>J</sub> = 25°C,	4.3 V < V <sub>IN</sub> < 10 V		3.3		
	TPS76833	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	4.3 V < V <sub>IN</sub> < 10 V	3.234		3.366	
	TD070050	T <sub>J</sub> = 25°C,	6 V < V <sub>IN</sub> < 10 V		5.0		
	TPS76850	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	6 V < V <sub>IN</sub> < 10 V	4.900		5.100	
Quiescent current (GND current)		10 μA < I <sub>O</sub> < 1 A,	T <sub>J</sub> = 25°C		85		^
EN = 0V, (see Note 2)		I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}C$ to $125^{\circ}C$			125	μΑ
Output voltage line regulation (Δ\ (see Notes 2 and 3)	VO/VO)	$V_{O} + 1 V < V_{I} \le 10 V$	T <sub>J</sub> = 25°C		0.01		%/V
Load regulation					3		mV
Output noise voltage (TPS76818	)	BW = 200 Hz to 100 k	,		55		μVrms
- Culput Holde Voltage (11 070010	,	$C_0 = 10 \mu F, I_C = 1 A,$	T <sub>J</sub> = 25°C				μνιιιο
Output current limit		VO = 0 V			1.7	2	Α
Thermal shutdown junction temp	erature	<u> </u>			150		°C
		$\overline{EN} = V_{I},$ 2.7 V < V <sub>I</sub> < 10 V	$T_J = 25^{\circ}C$ ,		1		μΑ
Standby current		EN = V <sub>I</sub> , 2.7 V < V <sub>I</sub> < 10 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			10	μΑ
FB input current	TPS76801	FB = 1.5 V			2		nA
High level enable input voltage				1.7			V
Low level enable input voltage						0.9	V
Power supply ripple rejection (se	e Note 2)	f = 1 KHz, T <sub>J</sub> = 25°C	$C_0 = 10 \mu F$ ,		60		dB

NOTES: 2. Minimum IN operating voltage is 2.7 V or  $V_{O(typ)}$  + 1 V, whichever is greater. Maximum IN voltage 10 V. 3. If  $V_{O} \le 1.8$  V then  $V_{Imax} = 10$  V,  $V_{Imin} = 2.7$  V:

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.7 V)}{100} \times 1000$$

If  $V_O \ge 2.5 \text{ V}$  then  $V_{lmax} = 10 \text{ V}$ ,  $V_{lmin} = V_O + 1 \text{ V}$ :

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1 V))}{100} \times 1000$$



SGLS011B - MARCH 2003 - REVISED DECEMBER 2008

# electrical characteristics ove<u>r re</u>commended operating free-air temperature range, $V_I = V_{O(tv_D)} + 1 \text{ V}$ , $I_O = 1 \text{ mA}$ , $\overline{EN} = 0 \text{ V}$ , $C_O = 10 \text{ }\mu\text{F}$ (unless otherwise noted) (continued)

	PARAMETER		TEST (	CONDITIONS	MIN	TYP	MAX	UNIT
Minimum input voltage for valid		PG	$I_{O(PG)} = 300 \mu A$			1.1		V
	Trip threshold voltage		V <sub>O</sub> decreasing		92		98	%VO
PG	Hysteresis voltage		Measured at VO			0.5		%Vo
	Output low voltage		V <sub>I</sub> = 2.7 V,	$I_{O(PG)} = 1 \text{ mA}$		0.15	0.4	V
	Leakage current		V <sub>(PG)</sub> = 5 V	· ·			1	μΑ
	(EN)		EN = 0 V		-1	0	1	
Input	eurrent (EN)		EN = V <sub>I</sub>		-1		1	μΑ
		TDC70000	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		500		
		TPS76828	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			825	
		TD070000	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		450		
	Dropout voltage	TPS76830	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			675	.,
	(see Note 4)	TD070000	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		350		mV
		TPS76833	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		575		
		TPS76850	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		230		
			I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			380	


NOTE 4: IN voltage equals V<sub>O</sub>(typ) – 100 mV; TPS76801 output voltage set to 3.3 V nominal with external resistor divider. TPS76815, TPS76818, TPS76825, and TPS76827 dropout voltage limited by input voltage range limitations (i.e., TPS76830 input voltage needs to drop to 2.9 V for purpose of this test).

#### TYPICAL CHARACTERISTICS

#### **Table of Graphs**

			FIGURE
.,	0.1.1.1	vs Output current	2, 3, 4
VO	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8, 9
	Power supply ripple rejection	vs Frequency	10
	Output spectral noise density	vs Frequency	11
	Input voltage (min)	vs Output voltage	12
Z <sub>O</sub>	Output impedance	vs Frequency	13
$V_{DO}$	Dropout voltage	vs Free-air temperature	14
	Line transient response		15, 17
	Load transient response		16, 18
VO	Output voltage	vs Time	19
	Dropout voltage	vs Input voltage	20
	Equivalent series resistance (ESR)	vs Output current	22 – 25

#### TYPICAL CHARACTERISTICS





0.8 0.9

3.26

3.25

-60 -40 -20

20 40

Figure 5

60

T<sub>A</sub> - Free-Air Temperature - °C

80 100 120 140

2.4925


2.4920

0.1 0.2 0.3 0.4 0.5 0.6 0.7

Figure 4

IO - Output Current - A

#### TYPICAL CHARACTERISTICS









Figure 7

# TPS76833 GROUND CURRENT vs FREE-AIR TEMPERATURE




#### TYPICAL CHARACTERISTICS





# TPS76833 OUTPUT SPECTRAL NOISE DENSITY





#### TYPICAL CHARACTERISTICS

# INPUT VOLTAGE (MIN) vs






Figure 12

# TPS76833 OUTPUT IMPEDANCE vs FREQUENCY





## TPS76833 DROPOUT VOLTAGE


#### vs FREE-AIR TEMPERATURE




#### TYPICAL CHARACTERISTICS









TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS




Figure 21. Test Circuit for Typical Regions of Stability (Figures 22 through 25) (Fixed Output Options)

#### TYPICAL CHARACTERISTICS

## TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>

# **OUTPUT CURRENT**





Figure 22

#### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>

#### VS **OUTPUT CURRENT**



#### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>

#### vs **OUTPUT CURRENT**





Figure 23

#### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>

#### VS **OUTPUT CURRENT**



<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



SGLS011B - MARCH 2003 - REVISED DECEMBER 2008

#### **APPLICATION INFORMATION**

The TPS768xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and offers an adjustable device, the TPS76801 (adjustable from 1.2 V to 5.5 V).

#### device operation

The TPS768xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS768xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in I<sub>B</sub> to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS768xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS768xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 2  $\mu$ A. If the shutdown feature is not used,  $\overline{\text{EN}}$  should be tied to ground.

#### minimum load requirements

The TPS768xx family is stable even at zero load; no minimum load is required for operation.

#### FB - pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network to close the loop as shown in Figure 27. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

#### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS768xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS768xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10  $\mu F$  and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 1.5  $\Omega$ . Capacitor values 10  $\mu F$  or larger are acceptable, provided the ESR is less than 1.5  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 10  $\mu F$  surface-mount ceramic capacitors, including devices from Sprague and Kemet, meet the ESR requirements stated above.



#### APPLICATION INFORMATION

#### external capacitor requirements (continued)




Figure 26. Typical Application Circuit (Fixed Versions)

#### programming the TPS76801 adjustable LDO regulator

The output voltage of the TPS76801 adjustable regulator is programmed using an external resistor divider as shown in Figure 27. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.1834 \text{ V typ (the internal reference voltage)}$ 

Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 =  $30.1 \text{ k}\Omega$  to set the divider current at  $50 \text{ }\mu\text{A}$  and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



# OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.2	30.1	kΩ
3.3 V	53.6	30.1	kΩ
3.6 V	61.9	30.1	kΩ
4.75 V	90.8	30.1	kΩ

Figure 27. TPS76801 Adjustable LDO Regulator Programming



SGLS011B - MARCH 2003 - REVISED DECEMBER 2008

#### **APPLICATION INFORMATION**

#### power-good indicator

The TPS768xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator. PG does not assert itself when the regulated output voltage falls out of the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.

#### regulator protection

The TPS768xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS768xx also features internal current limiting and thermal protection. During normal operation, the TPS768xx limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta, IA}}$$

Where:

T<sub>J</sub>max is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 32.6°C/W for the 20-terminal PWP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_\mathsf{D} = \left(\mathsf{V}_\mathsf{I} - \mathsf{V}_\mathsf{O}\right) \times \mathsf{I}_\mathsf{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.







10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS76801MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	76801ME	Samples
TPS76801QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76801QE	Samples
TPS76815QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76815QE	Samples
TPS76818QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76818QE	Samples
TPS76825QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76825QE	Samples
TPS76833QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76833QE	Samples
TPS76850MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	76850ME	Samples
TPS76850QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76850QE	Samples
V62/03632-01XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76801QE	Samples
V62/03632-02XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76815QE	Samples
V62/03632-03XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76818QE	Samples
V62/03632-04XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76825QE	Samples
V62/03632-08XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76833QE	Samples
V62/03632-09XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76850QE	Samples
V62/03632-10XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	76801ME	Samples
V62/03632-11XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	76850ME	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76801MPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76801QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76815QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76818QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76825QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76833QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76850MPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76850QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 12-Feb-2019




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76801MPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76801QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76815QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76818QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76825QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76833QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76850MPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76850QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0

PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-13/AO 01/16


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-21/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated