

TDA7460ND

Car radio signal processor

Not For New Design

Features


- Device includes audio processor, stereo decoder, noise blanker and multipath detector
- High performance signal processor
- No external components required
- Fully programmable via I²C bus
- Low distortion
- Low noise

Description

The TDA7460ND is a high performance signal processor specifically designed for car radio applications.

The device includes a complete audio processor and a stereo decoder with noise blanker, storeo blend and all signal processing functions necessary for state-of-the-art as well as future car radio systems.

Switched-capacitors design reconique allows to obtain all these features without external components or adjustments.



This means that higher quality and reliability walks alongside an overall cost saving.

The CSP is fully programmable by I²C bus interface allowing to customize key device parameters and especially filter characteristics.

The BICMOS process combined with the optimized signal processing assure low noise and low distortion performances.

Table 1. Sovice summary

Order code	Package	Packing		
TDA7460ND	SO20	Tube		
TDA7460NDTR	SO20	Tape and reel		

Contents TDA7460ND

Contents

1	Block	diagran	n	6
2	Pin de	escriptio	on	7
3	Electr	ical spe	cification	8
	3.1	Absolute	maximum ratings	8
	3.2			
	3.3	ESD		8
	3.4	Thermal	data	8
	3.5	Audio pr	ocessor part features	8
		3.5.1	Input multiplexer	. 8
		3.5.2	Loudness	. 9
		3.5.3	Volume control	. 9
		3.5.4	Bass control	
		3.5.5	Treble control	. 9
		3.5.6	Speaker control	. 9
		3.5.7	Mute functions	. 9
	3.6	Audio pr	ocessor electrical characteristics	10
4	Descr	iption e	f the audio processor part	14
	4.1	とrogram	mable input matrix	14
	8		How to find the right input configuration	
7/6			Input stages	
SO.		4.1.3	AutoZero	16
O	4.2	Mixing s	tage	16
		4.2.1	Loudness	17
		4.2.2	Soft mute	18
		4.2.3	Soft step volume	18
		4.2.4	Bass	19
		4.2.5	DC mode	19
		4.2.6	Treble	19
		4.2.7	Speaker attenuator	19
5	Stered	o decod	er part	21

	5.1	Stereo	decoder feature	21
	5.2	Stereo	decoder electrical characteristics	21
	5.3	Noise b	anker part	24
	5.4	Multipat	h detector	26
	5.5	Descrip	tion of stereo decoder	27
		5.5.1	Stereo decoder mute	. 27
		5.5.2	Input stages	. 28
		5.5.3	Demodulator	. 28
		5.5.4	De-emphasis and high cut	. 28
		5.5.5	PLL and pilot tone detector	. 29
		5.5.6	Fieldstrength control	
		5.5.7	Level input and gain	
		5.5.8	Stereo blend control	. 29
		5.5.9	High cut control	. 30
	5.6	Function	nal description of the noise blankor	30
		5.6.1	Trigger path	. 31
		5.6.2	Automatic noise control od threshold adjustment (ATC)	. 31
		5.6.3	Automatic threshold control	. 31
		5.6.4	Over deviation detector	. 32
	5.7	Function	nal description of the multipath detector	32
	5.8	Test mo	de	32
6	I ² C bu	is interf	ace description	34
	6.1	interfac	e protocol	34
0/8	6.2	Auto inc	rement	35
1050.	Data I	byte spe	ecification	36
8	Packa	ige info	rmation	47
9	Revis	ion hist	ory	48

List of tables TDA7460ND

List of tables

Table 1.	Device summary	. 1
Table 2.	Pin description	
Table 3.	Absolute maximum ratings	. 8
Table 4.	Supply	. 8
Table 5.	Thermal data	. 8
Table 6.	Audio processor electrical characteristics	10
Table 7.	Input and source programming	15
Table 8.	Stereo decoder electrical characteristics	21
Table 9.	Noise blanker electrical characteristics	24
Table 10.	Multipath detector electrical characteristics	26
Table 11.	Transmitted data (send mode)	35
Table 12.	Subaddress (receive mode)	35
Table 13.	Input selector	36
Table 14.	Loudness	37
Table 15.	Mute, beep and mixing	38
Table 16.	Mute, beep and mixing	39
Table 17.	Bass and treble attenuation	40
Table 18.	Bass and treble filter characteristics	41
Table 19.	Speaker attenuation (LF, LR, RF, RR)	42
Table 20.	Stereo decoder	43
Table 21.	Noise blanker	43
Table 22.	Field strength control	44
Table 23.	Configuration	44
Table 24.	Stereo decoder adjustment	45
Table 25.	Testing	46
Table 26.	Document revision history	48
iosole	Testing	

TDA7460ND List of figures

List of figures


Figure 1.	Block diagram	6
Figure 2.	Pin connection (top view)	7
Figure 3.	Input configuration tree	14
Figure 4.	Input stages	16
Figure 5.	Loudness attenuation @ fc = 400 Hz (second order)	17
Figure 6.	Loudness center frequency @ Attn. = 15 dB (second order)	17
Figure 7.	Loudness @ attn. = 15 dB, fc = 400 Hz	17
Figure 8.	Soft mute timing	18
Figure 9.	Soft step timing	18
Figure 10.	Bass control @ fc = 80 Hz, Q = 1	
Figure 11.	Bass center @ Gain = 14 dB, Q = 1	20
Figure 12.	Bass quality factors @ gain = 14 dB, fc = 80 Hz	20
Figure 13.	Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz	20
Figure 14.	Treble control @ fc = 17.5 KHz	20
Figure 15.	Treble center freq. @ gain = 14 dB	20
Figure 16.	Noise blanker diagram	25
Figure 17.	Trigger threshold vs. VPEAK	25
Figure 18.	Deviation controlled trigger adjustment	25
Figure 19.	Fieldstrength controlled trigger adjustment	25
Figure 20.	Block diagram of the stereo decoder	26
Figure 21.	Block diagram of the stereo decoder	27
Figure 22.	Signals during stereo decoder's soft inute	
Figure 23.	Internal stereo blend characteristics	
Figure 24.	Relation between internal and external LEVEL voltage and setup of stereo blend	30
Figure 25.	High cut characteristics	
Figure 26.	Block diagram of the r.oisຈ ນ!anker	31
Figure 27.	Block diagram of the multipath detector	
Figure 28.	Application example 1 (with phone input)	33
Figure 29.	Application example 2 (with multipath)	
Figure 30.	Interface protocol diagram	
Figure 31.	SC20 mechanical data and package dimensions	47

Block diagram TDA7460ND

1 Block diagram

Obsolete Product(s)

Figure 1. Block diagram



TDA7460ND Pin description

2 Pin description

Figure 2. Pin connection (top view)




Table 2. Pin description

	N.	Name	Function	Туре
	1	CASSR	Cassette input right	I
	2	CASSL	Cassette input left	I
	3	CDR	CD right channel input	I
	4	CDGND	Ground reference CD	I
	5	CDL	CD left channel input	Ι
	6	PHGND	Phone ground (i IPOUT selectable by SW ⁽¹⁾)	Ι
	7	PHONE	Phone וייסעיו (MPIN selectable by SW ⁽¹⁾)	Ι
	8	AM	/ M input	I
	9	MPX	f M input (MPX)	Ι
	10	FVEL	Level input stereo decoder	Ι
	11	SMUTE	Soft mute drive	I
\ 0	12	SCL	I ² C clock line	I/O
	13	SDA	I ² C data line	I/O
5	14	GND	Supply ground	S
Uh,	15	VS	Supply voltage	S
	16	OUTRR	Right rear speaker output	0
	17	OUTLR	Left rear speaker output	0
	18	OUTRF	Right front speaker output	0
	19	OUTLF	Left front speaker output	0
	20	CREF	Reference capacitor pin	S

^{1.} See Figure 3: Input configuration tree and Section 7: Data byte specification

Pin type legenda:

I = Input

O = Output

I/O = Input/Output

S = Supply

Electrical specification 3

3.1 **Absolute maximum ratings**

Table 3. **Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V _S	Operating supply voltage	10.5	V
T _{amb}	Operating ambient temperature range	-40 to 85	°C
T _{stg}	Storage temperature range	-55 to 150	°C

3.2 **Supply**

Table 4. **Supply**

	Tstg Storage temperature range			33 10 130		
3.2	Supply					
Table 4.	Supply			<u> </u>		
Symbol	Parameter	Test condition	Min	Тур.	Max.	Unit
V _S	Supply voltage	X	7.5	9	10	V
Is	Supply current	V _S = 9 V	25	30	35	mA
SVRR	Ripple rejection @ 1 kHz	Audioprocessor (all filters ເເລເ)		60		dB
SVAN	Trippie rejection @ T KHZ	Stereo decod er + Avdioprocessor		45		dB

3.3 **ESD**

All pins are protected against ESD according to the MIL883 standard.

The mal data 3.4

าั**จ⊳!**⊌ 5. Thermal data

Symbol	Parameter	Value	Unit
R _{th-j pins}	Thermal resistance junction to pins max	85	°C/W

3.5 **Audio processor part features**

3.5.1 Input multiplexer

- Fully differential or quasi-differential CD and cassette stereo input
- AM mono or stereo input
- Phone differential or single ended input
- Internal beep with 2 frequencies (selectable)
- Mixable phone and beep signals

3.5.2 Loudness

- First or second order frequency response
- Programmable center frequency and quality factor
- 15 x 1 dB steps
- Selectable flat-mode (constant attenuation)

3.5.3 **Volume control**

- 1 dB attenuator
- Max. gain 20 dB
- Max. attenuation 79 dB
- Soft-step gain control

3.5.4 **Bass control**

- 2nd order frequency response
- asolete Product(s) Center frequency programmable in 4(5) steps
- DC gain programmable
- 7 x 2 dB steps

3.5.5 **Treble control**

- 2nd order frequency response
- Center frequency programmable in 4 steps
- 7 x 2 dB steps

3.5.6 Speaker control

4 independent speaker controls (1 dB steps control range 50 dB)

Mute functions 3.5.7

- Direct mute
- Digitally controlled soft mute with 4 programmable time constants

3.6 Audio processor electrical characteristics

Table 6. Audio processor electrical characteristics $(V_S = 9 \text{ V}; T_{amb} = 25 \text{ °C}; R_L = 10 \text{ k}Ω; \text{ all gains} = 0 \text{ dB}; f = 1 \text{ KHz}; \text{ unless otherwise specified})$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Input sele	ector			•		•
R _{in}	Input resistance	All inputs except phone	70	100	130	kΩ
V _{CL}	Clipping level		2.2	2.6		V _{RMS}
S _{IN}	Input separation		80	100		dB
G _{IN MIN}	Min. input gain		-1	0	1	dB
G _{IN MAX}	Max. input gain		13	14	15	сВ
G _{STEP}	Step resolution		1	2	3	dB
	DC stone	Adjacent gain step	-5	0,0	+5	mV
V_{DC}	DC steps	G _{MIN} to G _{MAX}	-5	1	+5	mV
Differentia	al cd stereo input	40.				
-		Differential	70	100	130	kΩ
R_{in}	Input resistance	Common mode	20	30	40	kΩ
CMRR	Common mode rejection ratio	V _{CM} = 1 V _{RM} @ 1 кHz	45	70		dB
		V _{CM} = 1 V _{HIVIS} @ 10 kHz	45	60		dB
e _N	Output noise @ speaker output	20 Hz to 20 KHz flat; all stages 0 dB		9	15	mV
Differentia	al phone input	3				
Б	Innut resistance AU	Differential	10	15	20	kΩ
H _{in}	R _{in} Input resistance	Common mode	20	30	40	kΩ
CMRR	Common violation vatio	V _{CM} = 1 V _{RMS} @ 1 kHz	45	70		dB
CIVINA	Common n.ode rejection ratio	V _{CM} = 1 V _{RMS} @ 10 kHz	45	60		dB
Beep con	tic!					
Voids	Beep level		250	350	500	mV
f _{BMIN}	Lower beep frequency		570	600	630	Hz
f _{BMAX}	Higher beep frequency		1.15	1.2	1.25	kHz
Mixing co	entrol					•
		Source	-1	0	1	dB
	Mission or Louise I	Source	-5	-6	-7	dB
M _{LEVEL}	Mixing level	Source	-10	-12	-14	dB
		Beep/Phone	-1	0	1	dB
Volume c	ontrol			•		
G _{MAX}	Max gain		19	20	21	dB

Table 6.

Audio processor electrical characteristics (continued) ($V_S = 9 \text{ V}$; $T_{amb} = 25 \text{ °C}$; $R_L = 10 \text{ k}\Omega$; all gains = 0 dB; f = 1 KHz; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
A _{MAX}	Max attenuation		-83	-79	-75	dB
A _{STEP}	Step resolution		0.5	1	1.5	dB
Е	Attonuation and arror	G = -20 to 20 dB	-1.25	0	1.25	dB
E _A	Attenuation set error	G = -60 to 20 dB	-4	0	3	dB
E _T	Tracking error				2	dB
V_{DC}	DC steps	Adjacent attenuation steps	-3	0.1	3	mV
V DC	ВО зтерз	From 0 dB to GMIN	-7	0.5	+7	mV
Loudness	control					91
A _{STEP}	Step resolution		0.5	41)	1.5	dB
A _{MAX}	Max. attenuation		-16	3 5	-14	dB
f _{CMIN}	Lower center frequency		180	200	220	Hz
f _{CMAX}	Higher center frequency	9×	360	400	440	Hz
Soft mute		760				
A _{MUTE}	Mute attenuation	1050	60	100		dB
	Delay time	T1		0.48	1	ms
T _D		T2		0.96	2	ms
'D		T3	20	40.4	60	ms
		Т4	200	324	600	ms
V_{THlow}	Low threshold for SM. p.n(')				1	V
V_{THhigh}	High threshold for SM pin		2.5			V
R _{PU}	Internal p. (I-up resistor		70	100	130	kΩ
V _{PU}	Pull-up voltage			4.7		V
Soft sie,	O					
Taw	Switch time		5	10	15	ms
Bass cont	rol					
C _{RANGE}	Control range		±13	±14	±15	dB
A _{STEP}	Step resolution		1	2	3	dB
		f _{C1}	54	60	66	Hz
		f _{C2}	63	70	77	Hz
f_{C}	Center frequency	f _{C3}	72	80	88	Hz
		f _{C4}	90	100 (2)	110	Hz

Table 6. Audio processor electrical characteristics (continued) $(V_S = 9 \text{ V}; T_{amb} = 25 \text{ °C}; R_L = 10 \text{ k}\Omega; \text{ all gains} = 0 \text{ dB}; f = 1 \text{ KHz}; \text{ unless otherwise specified})$

Symbol	$(V_S = 9 \text{ V}; I_{amb} = 25 \text{ °C}; R_L$ Parameter	Test condition	Min.	Тур.	Max.	Unit
		Q ₁	0.9	1	1.1	
	0 111 6 1	Q_2	1.1	1.25	1.4	
Q_{BASS}	Quality factor	Q ₃	1.3	1.5	1.7	
		Q ₄	1.8	2	2.2	
DC	Page De goin	DC = off	-1	0	+1	dB
DC _{GAIN}	Bass-Dc-gain	DC = on	4	4.4	6	dB
Treble co	reble control					
C _{RANGE}	Control range		±13	±14	<u>∞</u> 1ઇ	dB
A _{STEP}	Step resolution		1	2	3	dB
	Center frequency	f _{C1}	8	35	12	kHz
$f_{\mathbb{C}}$		f _{C2}	10	12.5	15	kHz
		f _{C3}	12	15	18	kHz
		f _{C4}	14	17.5	21	kHz
Speaker a	ttenuators	1050°				
C _{RANGE}	Control range	Ob	-53	-50	-47	dB
A _{STEP}	Step resolution		0.5	1	2	dB
A _{MUTE}	Output mute attenuation	5	80	90		dB
E _E	Attenuation set error		-2		2	dB
V_{DC}	DC steps	Adjacent attenuation steps		0.1	5	mV
Audio out	puts					
V _{CLIP}	Clipping le 'el	d = 0.3%	2.2	2.6		V _{RMS}
R _L	Cนเวนเ load resistance		2			kΩ
C _l	Output load capacitance				10	nF
Hou t	Output impedance			30	100	Ω
V_{DC}	DC voltage level		3.6	3.8	4.0	V

Table 6. Audio processor electrical characteristics (continued)

 $(V_S = 9 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; R_L = 10 \,\text{k}\Omega; \text{ all gains} = 0 \,\text{dB}; f = 1 \,\text{KHz}; \text{ unless otherwise specified})$

	Parameter	Test condition	Min.	Тур.	Max.	U
General						•
•	Output paige	BW = 20 Hz to 20 kHz output muted		3	15	ļ
e _{NO}	Output noise	BW = 20 Hz to 20 kHz all gain = 0 dB		6.5	15	ļ
		all gain = 0 dB flat; V _O = 2V _{RMS}		106		(
S/N	Signal to noise ratio	bass treble at 12 dB; V _O = 2.6 V _{RMS}		100	.10	//0
d Distortion		V _{IN} = 1V _{RMS} ; all stages 0dB		0.002	0.1	
u	DISTORTION	V _{IN} = 1V _{RMS} ; bass & treble = 12 dB		0.05	0.1	
S _C	Channel separation left/right		80	100		•
F	Total tuo alsima, auroa	A _V = 0 to -20 dB	-1	0	1	(
E _T	Total tracking error	A _V = -20 to -60 dB	-2	0	2	(
		\bigcirc				
	ete Product	(5)				

4 Description of the audio processor part

4.1 Programmable input matrix

The programmable input matrix of the TDA7460ND offers several possibilities to adapt the audioprocessor to the desired application. In to the standard application we have:

CD quasi differential


- Cassette stereo
- Phone differential
- AM mono
- Stereo decoder input.

The input matrix can be configured by only 2 bits: bits 3 and 4 of subaddress 0. Sasically the bit of subaddress 13 is fixed by the application and has to be programmed only once at the startup of the IC.

For many configurations the two bits are also fixed during one application (e.g. the standard application) and a change of the input source can be done by bading the first three bits of subaddress 0.

In other configurations for some sources a programming of bit 3 and 4 of subaddress 0 is necessary in addition to the three source selection bits. In every case only the subaddress 0 has to be changed to switch from one source to another.

The following picture shows the input and source programming flow:



 Note: in AMSTD configuration the AM mono signal is lead through the FM stereo decoder part to use its additional filters and high-cut function.

		Pin n	umber			
Appl. no	4	6	7	8	Progran	nming ⁽¹⁾
1	CD _{GND}	Phone _{GND}	Phone	AMMONO	Startup:	0/xxx11xxx
	CD _{GND}	Phone	AMRIGHT	AMLEFT	Startup:	0/xxxx1xxx
2					FM AM Phone	0/xxx11100 0/xxx01011 0/xxx11010
	CD _{GND}	Phone _{GND}	Phone	AMSTD	Startup:	0/xxxx1xxx
3					FM AM Phone	0/xx×1 1 100 0/xx×0 1100 0/xxx11010
4	CDR _{GND}	CDL _{GND}	Phone	AMMONO	Star'u _k	0/xxxx0xxx
	CDR _{GND}	CDL _{GND}	AMRIGHT	AMLEFT	Startup:	0/xxxx0xxx
5				48	FM AM	0/xxx10100 0/xxx00011
	CDR _{GND}	CDL _{GND}	Phone	AMSTD	Startup:	0/xxxx0xxx
6)/pS		FM AM Phone	0/xxx10100 0/xxx00100 0/xxx10010
7	CD _{GND}	MPC'JT	MPIN	AMMONO	Startup:	0/xxx11xxx
	CD _{GND}	MPOUT	MPIN	AMSTD	Startup:	0/xxx1xxx
8	gul				FM AM	0/xxx11100 0/xxx01100

Table 7. Input and source programming

4.1.1 How to find the right input configuration

The best way to come to the desired configuration may be to go through the application tree from the top to the bottom while making the specific decisions.

This way will lead to one of the six possible applications. Then take the number of the application and go into the pinning table. Here you will find the special pinout as well as the special programming codes for selecting sources.

For example in Appl. 6 the TDA7460ND has to be configured while startup with the databyte 0/xxxx0xxx.

To select the FM, AM or phone source the last five significant bits of subaddress 0 have to be changed, for any other source the last three bits are sufficient (see *Section 7: Data byte specification on page 36*.

^{1.} Syntax 7/. xx11100 means: SUBADDRESS = 0 - DATA BYTE = xxx11100 (x - don't care)

4.1.2 Input stages

Most of the input circuits are the same as in preceding ST audioprocessors with exception of the CD inputs (see *Figure 4*.).In the meantime there are some CD players in the market having a significant high source impedance which affects strongly the common-mode rejection of the normal differential input stage. The additional buffer of the CD input avoids this drawback and offers the full common-mode rejection even with those CD players.

The TDA7460ND can be configured with an additional input; if the AC coupling before the speaker stage is not used (bit 7 in subaddress 5 set to "1") ACINL and ACINR pins can be used as an additional stereo input.

4.1.3 **AutoZero**

In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain stage would be transferred or even amplified to the output.

To avoid that effect a special offset cancellation stage called AutoZero is implemented. To avoid audible clicks the audioprocessor is muted before the loudness stage during this time. In some cases, for example if the µP is executing a refresh cycle of the I²C bus programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7460ND could be switched in the "Auto Zero handin" mode (Bit 6 of the subaddress byte). If this bit is set to high, the DATABYTE C caud be loaded without invoking the AutoZero and the old adjustment value remains.

105018te STEREODECODER 0 D97AU633A

Figure 4. Input stages

4.2 Mixing stage

This stage offers the possibility to mix the internal beep or the phone signal to any other source. Due to the fact that the mixing stage is also located behind the In-Gain stage fine adjustments of the main source level can be done in this way.

4.2.1 Loudness

There are four parameters programmable in the loudness stage (see *Figure 5.*, *Figure 6.* and *Figure 7.*):

- Attenuation
- Center Frequency
- Loudness Q

Flat Mode: in this mode the loudness stage works as a 0 - 15 dB attenuator.

Figure 5. Loudness attenuation @ fc = 400 Hz (second order)




Figure 6. Loudness center frequency @ Atm. = 15 dB (second order)





Figure 7. Loudness @ attn. = 15 dB, fc = 400 Hz



4.2.2 Soft mute

The digitally controlled soft mute stage allows muting/demuting the signal with a I²C bus programmable slope. The mute process can either be activated by the soft mute pin or by the I²C bus. The slope is realized in a special S shaped curve to mute slow in the critical regions (see Figure 8.).

For timing purposes the Bit 3 of the I²C bus output register is set to 1 from the start of muting until the end of demuting.




Figure 8. Soft mute timing

Please notice that a started Mute action is always terminated and could not be interrupted by a change of the mute signal.

4.2.3 Soft step volume

When volume level is changed often an audible click appears at the output. The root cause of those clicks could be either a DC offset before the volume stage or the sudden change of the envelope of the audio signal. With the Soft step feature both kinds of clicks could be reduced to a minimum and are no more audible (see Figure 9.).




Figure 3. Soft step timing

For steps more than 1 dB the soft step mode should be deactivated because it could generate a 1 dB error during the blend-time

4.2.4 Bass

There are three parameters programmable in the bass stage (see *Figure 10.*, *Figure 11.*, *Figure 12.*, *Figure 13.*):

- Attenuation
- Center Frequency (60, 70, 80 and 100 Hz)
- Quality Factors (1, 1.25, 1.5 and 2)

4.2.5 DC mode

In this mode the DC gain is increased by 4.4 dB. In addition the programmed center frequency and quality factor is decreased by 25% which can be used to reach alternative center frequencies or quality factors.

4.2.6 Treble

There are two parameters programmable in the treble stage (see Figure 14 and Figure 15.):

- Attenuation
- Center Frequency (10, 12.5, 15 and 17.5 kHz).

4.2.7 Speaker attenuator

Due to practical aspects the steps in the specific attenuators are not linear over the full range. At attenuations more than 24 dP this s'eps increase from 1.5 dB to 10 dB (please see Section 7: Data byte specification on page 36).

Figure 10. Bass control @ fc = 80 Hz, Q = 1 Figure 11. Bass center @ Gain = 14 dB, Q = 1




Figure 12. Bass quality factors @ gain = 14 dB, fc = 80 Hz

Figure 13. Bass normal and 5C mode @ Gain = 14 dP, $\pi = 8\tilde{o} \text{ Hz}^{(1)}$





Figure 14. Treble control @ fc = 17.5 KHz

Figure 15. Treble center freq. @ gain = 14 dB



In general the center frequency, Q and DC-mode can be set independently. The exception from this rule is the mode (5/xx1111xx) where the center frequency is set to 150 Hz instead of 100 Hz.

TDA7460ND Stereo decoder part

Stereo decoder part 5

5.1 Stereo decoder feature

- No external components necessary
- PLL with adjustment free fully integrated VCO
- Automatic pilot dependent mono/stereo switching
- Very high suppression of intermodulation and interference
- Programmable Roll-Off compensation
- Dedicated RDS soft mute
- roducils High cut and stereo blend characteristics programmable in a wide range
- Internal noise blanker with threshold controls
- Multipath detector with programmable internal/external influence
- I²C bus control of all necessary functions

Stereo decoder electrical characteristics 5.2

Table 8. Stereo decoder electrical characteristics

(V_S = 9 V; de-emphasis time constant = 50 μ s, $\sqrt{\mu}$ = 500 mV, 75 kHz deviation, f = 1 kHz. $G_I = 6$ dB, $T_{amb} = 25$ °C; unless one wise specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{IN}	MPX input level	'nput gain = 3.5 dB		0.5	1.25	V _{RMS}
R _{in}	Input resistance		70	100	130	kΩ
G _{min}	Minimum input gair		1.5	3.5	4.5	dB
G _{max}	Max input gain		8.5	11	12.5	dB
G _{STEP}	Step resolution		1.75	2.5	3.25	dB
SVRR	Sur ply voltage ripple rejection	V _{ripple} = 100 mv, f = 1 kHz		55		dB
а	√ax channel separation		30	50		dB
±H5	Total harmonic distortion			0.02	0.3	%
<u>3 + N</u> N	Signal plus noise to noise ratio	S = 2 Vrms	80	91		dB
Mono/ster	eo switch		•	•	•	•
V _{PTHST1}	Pilot threshold voltage	for stereo, PTH = 1	10	15	25	mV
V _{PTHST0}	Pilot threshold voltage	for stereo, PTH = 0	15	25	35	mV
V _{PTHMO1}	Pilot threshold voltage	for mono, PTH = 1	7	12	17	mV
V _{PTHMO0}	Pilot threshold voltage	for stereo, PTH = 0	10	19	25	mV
PLL						
Δf/f	Capture range		0.5			%

Stereo decoder part TDA7460ND

Table 8. Stereo decoder electrical characteristics (continued) ($V_S = 9 \text{ V}$; de-emphasis time constant = 50 μ s, $V_{MPX} = 500 \text{ mV}$, 75 kHz deviation, f = 1 kHz. $G_I = 6 \text{ dB}$, $T_{amb} = 25 \,^{\circ}\text{C}$; unless otherwise specified)

	$f = 1 \text{ kHz. } G_I = 6 \text{ dB, } T_{amb} = 25 ^\circ$		ı	T		1
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
De-empha	sis and high cut ⁽¹⁾					
^τ HC50	De-emphasis time constant	Bit = 7, Subadr. 10 = 0VLEVEL >> VHCH	25	50	75	ms
^τ HC75	De-emphasis time constant	Bit = 7, Subadr. 10 = 1VLEVEL >> VHCH	50	75	100	ms
^τ HC50	High cut time constant	Bit = 7, Subadr. 10 = 0VLEVEL >> VHCL	100	150	200	ms
^τ HC75	High cut time constant	Bit = 7, Subadr. 10 = 1VLEVEL >> VHCL	150	225	કાહ	ms
Stereo ble	nd and high cut-control			9/		
REF5V	Internal reference voltage		4.7	5	5.3	V
TC _{REF5V}	Temperature coefficient			3300		ppm
LG _{min}	Min. level gain	10:10	-1	0	+1	dB
LG _{max}	Max. level gain	60/0	8	10	12	dB
LG _{step}	Level gain step resolution	2/02	0.3	0.67	1.0	dB
VSBL _{min}	Min.voltage for mono	100	29	33	37	%REF 5V
VSBL _{max}	Max. voltage for mono		54	58	62	%REF 5V
VSBL _{step}	Step resolution		5.0	8.4	12	%REF 5V
Stereo ble	nd and h'gn c ાt control					
VHCH _{min}	Min voltage for no high cut		36	42	46	%REF 5V
VHCH max	Max. voltage for no high cut		62	66	70	%REF 5V
VHCH _{step}	Step resolution		5	8.4	12	%REF 5V
VHCL _{min}	Min. voltage for full high cut		13	17	21	%VHC H
VHC _{Lmax}	Max. voltage for full high cut		29	33	37	%VHC H
Carrier and	d harmonic suppression at the out	put	•	•		•
α19	Pilot signal	f = 19 kHz	40	50		dB
α38	Sub carrier	f = 38 kHz		75		dB
α57	Sub carrier	f = 5 kHz		62		dB
α76	Subcarrier	f = 76 kHz		90		dB

TDA7460ND Stereo decoder part

Table 8. Stereo decoder electrical characteristics (continued)

(V_S = 9 V; de-emphasis time constant = 50 μ s, V_{MPX} = 500 mV, 75 kHz deviation, f = 1 kHz. G_I = 6 dB, T_{amb} = 25 °C; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Intermodu	ulation ⁽²⁾					
α2	Pilot signal	$f_{\text{mod}} = 10 \text{ kHz}; f_{\text{spur}} = 1 \text{ kHz};$		65		dB
α3		$f_{\text{mod}} = 13 \text{ kHz}; f_{\text{spur}} = 1 \text{ kHz};$		75		dB
Traffic rad	lio ⁽³⁾					
α57	Signal	f = 57 kHz		70		dB
SCA - Sub	osidiary communications authoriza	ition ⁽⁴⁾			10	
α67	Signal	f = 67 kHz		75		dB
ACI - Adja	cent channel interference ⁽⁵⁾			7/		
α114	Signal	f = 114 kHz	01	95		dB
α190	Signal	f = 190 kHz		84		dB

- 1. By design/characterization but functionally guaranteed through dedicated test mode ct. ucture.
- 2. Intermodulation suppression: measured with: 91% pilot signal; fm = 10 kHz vt 12 kHz.
- 3. Traffic radio (V.F.) suppression: measured with: 91% stereo signal; f% Life, signal; fm=1 kHz; 5% sub carrier (f = 57 kHz, fm = 23 Hz AM, m = 60%).
- 4. SCA (subsidiary communications authorization) measured with: 8.% mono signal; 9% pilot signal; fm = 1 kHz; 10%SCA sub carrier (fs = 67kHz, unmodulated).
- 5. ACI (Adjacent channel interference) measured wn: 90% mono signal; 9% pilot signal; fm =1 kHz; 1% spurious signal (fs = 110 kHz or 186 kHz, unmodulated).

Stereo decoder part TDA7460ND

5.3 Noise blanker part

- Internal 2nd order 140 kHz high pass filter
- Programmable trigger threshold
- Additional circuits for trigger adjustment (deviation, field-strenght)
- Very low offset current during hold time
- Four selectable pulse suppression times

Table 9. Noise blanker electrical characteristics

Symbol	Parameter	Test condit	ion	Min.	Тур.	Max.	Unit
			NBT = 111		30		mV_OP
			NBT = 110		35	(m ′ _{OP}
			NBT = 101		40		mV _{OP}
V	Trigger threshold (1), (2)	meas. with V _{PEAK} =	NBT = 100		45		mV_{OP}
V _{TR}	mgger uneshold (// (/	0.9 V	NBT = 011		20		mV_{OP}
			NBT = 010		55		mV_{OP}
			NBT = い	,	60		mV_{OP}
			NB7 = 500		65		mV_OP
			NCT = 00		260		${\rm mV}_{\rm OP}$
V	Noise controlled trigger	meas. with $V_{PF,K} =$	NCT = 01		220		mV_OP
V _{TRNOISE}	threshold ⁽³⁾	1.5 V	NCT = 10		180		mV_OP
		(5)	NCT = 11		140		${\rm mV}_{\rm OP}$
	(C)	V _{MPX} = 0 mV		0.5	0.9	1.3	V
V _{RECT}	Rectifier voltage	$V_{MPX} = 50 \text{ mV}; f = 150$) kHz	1.5	1.7	2.1	V
	2100	V _{MPX} = 100 mV; f = 15	50 kHz	2.2	2.5	2.9	٧
			OVD = 11	0.5	0.9(off)	1.3	V _{OP}
V	Deviation dependent rectifier	means. with V _{MPX} = 800 mV	OVD = 10	0.9	1.2	1.5	V_{OP}
V _{RECT DEV}	voltage ⁽⁴⁾	(75 KHz dev.)	OVD = 01	1.7	2.0	2.3	V_{OP}
5			OVD = 00	2.5	2.8	3.1	V _{OP}
		means, with VMPX =	FSC = 11	0.5	0.9(off)	1.3	V
V	Fieldstrength controlled	0mV	FSC = 10	1.0	1.3	1.6	V
V _{RECT FS}	rectifier voltage (5)	V _{LEVEL} << V _{SBL} (fully mono)	FSC = 01	1.5	1.8	2.1	V
		1110110)	FSC = 00	2.0	2.3	2.6	V

- 1. All thresholds are measured using a pulse with $TR = 2\,$ ms, $THIGH = 2\,$ ms and $TF = 10\,$ ms.
- 2. All thresholds are measured using a pulse with TR = 2 ms, THIGH = 2 ms and TF = 10 ms.
- 3. NAT represents the Noise blanker-Byte bit pair D4,D3 for the noise controlled trigger adjustment.
- 4. OVD represents the Noise blanker-Byte bit pair D7,D6 for the over deviation detector.
- 5. FSC represents the Fieldstrength-Byte bit pair D1,D0 for the fieldstrength control.

TDA7460ND Stereo decoder part

Figure 16. Noise blanker diagram




Figure 17. Trigger threshold vs. V_{PEAK}




Figure 18. Deviation controlled trigger adjustment





Figure 19. Fieldstrength controlled trigger adjustment



Stereo decoder part TDA7460ND


5.4 Multipath detector

- Internal 19 kHz bandpass filter
- Programmable bandpass and rectifier gain
- Two pin solution fully independent usable for external programming
- Selectable internal influence on stereo blend

Table 10. Multipath detector electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
f _{CMP}	Center frequency of multipath-bandpass	stereo decoder locked on pilot tone		19		KHz
		bits D ₂ , D ₁ configuration byte = 00		6	10	ЛВ
G	Bandpass gain	bits D ₂ , D ₁ configuration byte = 01		16		dB
G _{BPMP}	Danapass gain	bits D ₂ , D ₁ configuration byte = 10		15		dB
		bits D ₂ , D ₁ configuration byte = 11	04(is		dB
		bits D ₇ , D ₆ configuration byte = 00		7.6		dB
G _{RECTMP}	Rectifier gain	bits D ₇ , D ₆ configuration byte = 01		4.6		dB
		bits D ₇ , D ₆ configuration byte = 10		0		dB
I _{CHMP}	Rectifier charge current	1050		1		μΑ
I _{DISMP}	Rectifier discharge current	Obs		1.5		mA

Figure 20. Block diagram of the sterce decoder




TDA7460ND Stereo decoder part

5.5 **Description of stereo decoder**

The stereo decoder part of the TDA7460ND (see Figure 20.) contains all functions necessary to demodulate the MPX signal like pilot tone dependent mono/stereo switching as well as "stereo blend" and "high cut" functions.

Adaptations like programmable input gain, roll-off compensation, selectable de-emphasis time constant and a programmable fieldstrength input allow to use different IF devices.



Block diagram of the stereo decoder Figure 21.

5.5.1 Stereo decoder mute

The TDA746011D has a fast and easy to control RDS mute function which is a combination of the autilic processor soft mute and the high-ohmic mute of the stereo decoder. If the stereo decode: is selected and a soft mute command is sent (or activated through the SM pin) the tore) decoder will be set automatically to the high-ohmic mute condition after the audio signal has been softmuted.

Hence a checking of alternate frequencies could be performed. To release the system from the mute condition simply the unmute command must be sent: the stereo decoder is unmuted immediately and the audioprocessor is softly unmuted. Fig. 18 shows the output signal V_O as well as the internal stereo decoder mute signal. This influence of Softmute on the stereo decoder mute can be switched off by setting bit 3 of the Softmute byte to "0". A stereo decoder mute command (bit 0, stereo decoder byte set to "1") will set the stereo decoder in any case independently to the high-ohmic mute state.

If any other source than the stereo decoder is selected the decoder remains muted and the MPX pin is connected to Vref to avoid any discharge of the coupling capacitor through leakage currents.

Stereo decoder part TDA7460ND

5.5.2 Input stages

The In gain stage allows to adjust the MPX signal to a magnitude of about 1Vrms internally which is the recommended value. The 4.th order input filter has a corner frequency of 80kHz and is used to attenuate spikes and noise and acts as an anti-aliasing filter for the following switch capacitor filters.

5.5.3 Demodulator

In the demodulator block the left and the right channel are separated from the MPX signal. In this stage also the 19 kHz pilot tone is cancelled. For reaching a high channel separation the TDA7460ND offers an I²C bus programmable roll-off adjustment which is able to compensate the lowpass behavior of the tuner section. If the tuner attenuation at 38kHz is in a range from 20.2% to 31% the TDA7460ND needs no external network before the MPY pin. Within this range an adjustment to obtain at least 40d B channel separation is possible.

The bits for this adjustment are located together with the fieldstrength adjustment in one byte. This gives the possibility to perform an optimization step during the production of the car radio where the channel separation and the fieldstrength control are trimmed.




Figure 22. Signals during stereo decoder's soft mute

5.5.4 De-emphasis and high cut

The lowpass filter for the de-emphasis allows to choose between a time constant of 50ms and 75ms (bit D7, Stereo decoder byte).

The high cut control range will be in both cases $t_{HC} = 2 \cdot t_{Deemp}$. Inside the high cut control range (between VHCH and VHCL) the LEVEL signal is converted into a 5 bit word which controls the lowpass time constant between t_{Deemp} ...3 \cdot t_{Deemp} . There by the resolution will remain always 5 bits independently of the absolute voltage range between the VHCH and VHCL values.

The high cut function can be switched off by I²C bus (bit D7, Fieldstrength byte set to "0").

TDA7460ND Stereo decoder part

5.5.5 PLL and pilot tone detector

The PLL has the task to lock on the 19kHz pilotone during a stereo transmission to allow a correct demodulation. The included detector enables the demodulation if the pilot tone reaches the selected pilottone threshold VPTHST. Two different thresholds are available. The detector output (signal STEREO, see *Figure 1: Block diagram*) can be checked by reading the status byte of the TDA7460ND via I²C bus.

5.5.6 Fieldstrength control

The fieldstrength input is used to control the high cut and the stereo blend function. In addition the signal can be also used to control the noise blanker thresholds.

5.5.7 Level input and gain

To suppress undesired high frequency modulation on the high cut and stereo bend function the LEVEL signal is lowpass filtered firstly. The filter is a combination of a 1st order RC lowpass at 53 kHz (working as anti-aliasing filter) and a 1st-order switched capacitor lowpass at 2.2 kHz. The second stage is a programmable gain stage 10 adapt the LEVEL signal internally to different IF.

The gain is widely programmable in 16 steps from 0 dP to 10 dB (step = 0.67 dB). These 4 bits are located together with the roll-off bits in the "Stores decoder Adjustment" byte to simplify a possible adaptation during the production of the carradio.




Figure 23. Internal stereo blend characteristics

5.5.8 Stereo blend control

The stereo blend control block converts the internal LEVEL voltage (LEVEL INTERN) into an demodulator compatible analog signal which is used to control the channel separation between 0dB and the maximum separation. Internally this control range has a fixed upper limit which is the internal reference voltage REF5V. The lower limit can be programmed to be 33%, 42%, 50% or 58% of REF5V (see *Figure 24*.).

To adjust the external LEVEL voltage to the internal range two values must be defined: the LEVEL gain L_G and VSBL. To adjust the voltage where the full channel separation is reached (VST) the LEVEL gain LG has to be defined. The following equation can be used to estimate the gain:


Stereo decoder part TDA7460ND

The gain can be programmed through 4 bits in the "Stereo decoder-Adjustment" byte.

The mono voltage VMO (0 dB channel separation) can be chosen selecting 33, 42, 50 or 58 % of REF5V.All necessary internal reference voltages like REF5V are derived from a bandgap circuit. Therefore they have a temperature coefficient near zero. This is useful if the fieldstrength signal is also temperature compensated.

But most if devices apply a level voltage with a TC of 3300 ppm. The TDA7460ND offers this TC for the reference voltages, too. The TC is selectable with bit D7 of the "stereo decoder adjustment" byte.

Figure 24. Relation between internal and external LEVEL voltage and setup of stereo blend



5.5.9 High cut control

The high cut control setup is similar to the steres blend control setup: the starting point VHCH can be set with 2 bits to be 42 50, 53 or 66% of REF5 V whereas the range can be set to be 17 or 33% of VHCH (see *Figure 25*.).

TDeemp

TDeemp

VHCL

D97AU640

VHCH FIELDSTRENGHT

Figure 25. High cut characteristics

5.6 Functional description of the noise blanker

In the automotive environment the MPX signal is disturbed by spikes produced by the ignition and for example the wiper motor. The aim of the noise blanker part is to cancel the audible influence of the spikes. Therefore the output of the stereo decoder is held at the actual voltage for $40~\mu s$.

In a first stage the spikes must be detected but to avoid a wrong triggering on high frequency (white) noise a complex trigger control is implemented. Behind the trigger stage a pulse former generates the "blanking" pulse. To avoid any crosstalk to the signal path the noise blanker is supplied by his own biasing circuit.

TDA7460ND Stereo decoder part

5.6.1 Trigger path

The incoming MPX signal is highpass filtered, amplified and rectified. This second order highpass-filter has a corner frequency of 140kHz. The rectified signal, RECT, is lowpass filtered to generate a signal called PEAK. Also noise with a frequency 140 kHz increases the PEAK voltage. The PEAK voltage is fed to a threshold generator, which adds to the PEAK voltage a DC dependent threshold VTH. Both signals, RECT and PEAK+VTH are fed to a comparator which triggers a re-triggerable monoflop. The monoflop's output activates the sample-and-hold circuits in the signal path for 40 μs .

The block diagram of the noise blanker is given in Figure 26.




Figure 26. Block diagram of the noise blanker

5.6.2 Automatic noise controlled threshold adjustment (ATC)

There are mainly two independent possibilities for programming the trigger threshold:

- a) the low threshold in 8 steps (bits D0 to D2 of the noise blanker byte)
- b) the noise adjusted threshold in 4 steps (bits D3 and D4 of the noise blanker byte, see *F gure 17*.).

The low threshold is active in combination with a good MPX signal without any noise; the PEAK voltage is less than 1V. The sensitivity in this operation is high.

If the MPX signal is noisy the PEAK voltage increases due to the higher noise, which is also rectified. With increasing of the PEAK voltage the trigger threshold increases, too. This particular gain is programmable in 4 steps (see *Figure 17*.).

5.6.3 Automatic threshold control

Besides the noise controlled threshold adjustment there is an additional possibility for influencing the trigger threshold. It is depending on the stereo blend control.

The point where the MPX signal starts to become noisy is fixed by the RF part. Therefore also the starting point of the normal noise-controlled trigger adjustment is fixed (fig. 16). In some cases the behavior of the noise blanker can be improved by increasing the threshold even in a region of higher fieldstrength. Sometimes a wrong triggering occurs for the MPX signal often shows distortion in this range which can be avoided even if using a low threshold.

Because of the overlap of this range and the range of the stereo/mono transition it can be controlled by stereo blend. This threshold increase is programmable in 3 steps or switched off with bits D0 and D1 of the fieldstrength control byte.

Stereo decoder part TDA7460ND

5.6.4 Over deviation detector

If the system is tuned to stations with a high deviation the noise blanker can trigger on the higher frequencies of the modulation. To avoid this wrong behavior, which causes noise in the output signal, the noise blanker offers a deviation dependent threshold adjustment.

By rectifying the MPX signal a further signal representing the actual deviation is obtained. It is used to increase the PEAK voltage. Offset and gain of this circuit are programmable in 3 steps with the bits D6 and D7 of the stereo decoder byte (the first step turns off the detector, see *Figure 18*.).

5.7 Functional description of the multipath detector

Using the internal detector the audible effects of a multipath condition can be minimized. A multipath condition is detected by rectifying the 19 kHz spectrum in the fieldstrength signal.

Selecting the "internal influence" in the configuration byte, the channel separation is automatically reduced during a multipath condition according to the vol age appearing at the MPOUT pin.

To obtain a optimal performance an adaptation is necessary. Therefore the gain of the 19 kHz bandpass is programmable in four steps as well as the rectifier gain. The attack and decay times can be set by the external capacitor value.

5.8 Test mode

During the test mode which can be activated by setting bit D0 of the testing byte and bit D5 of the subaddress byte to "1" several internal signals are available at the CASSR pin. During this mode the input resistance of 100 kOhm is disconnected from the pin. The internal signals available are shown in the software specification.






Figure 27. | Steek diagram of the multipath detector

TDA7460ND Stereo decoder part

10μF CREF OUTLF OUTLF OUTRF OUTRF CASS R CASS R OUTLR 100nF OUTLR CASS L CASS L ╢ OUTRR TDA7460 OUTRR CDR -H220nF CDR MPX ╫ MPX 22μF CDG ╢ 220nF CDG AM ╂ /.ivi 100nF CDL 220nF SDA CDL SDA SCL PHONE_GND SCL ╢ SMUTE PHGND SMUTE 220nF LEVEL PHONE LEVEL PHONE GND D97AU643A

Figure 28. Application example 1 (with phone input)






6 I²C bus interface description

6.1 Interface protocol

The interface protocol comprises:

- a start condition (S)
- a chip address byte (the LSB bit determines read / write transmission)
- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)

Figure 30. Interface protocol diagram



S = Start:

ACK = Acknowledge;

AZ = AutoZero-Remain;

T = Testing;

I = Auto increment;

P = Stop;

Max clock speed is 500 kbits/s.

The transmitted data is automatically updated after each ACK.

Transmission can be repeated without new chip address.

6.2 Auto increment

If bit I in the subaddress byte is set to "1", the auto increment of the subaddress is enabled.

Table 11. Transmitted data (send mode)

MSB							LSB
Х	Х	Х	Χ	ST	SM	Χ	Х

SM = Soft Mute activated;

ST = Stereo;

X = not used

Table 12. Subaddress (receive mode)

MSB							LSB	Function
Х	AZ	Т	I	А3	A2	A 1	A0	Furchos
				0	0	0	0	Input selector
				0	0	0	1	Loudness auto-zero
				0	0	1	0	Voluma
				0	0	1	1	Soft inute / beep
				0	1	0	0	Bass / treble attenuator
				0	1	0	01	Bass / treble configuration
				0	1	1	0	Speaker attenuator LF
				0	1	1	1	Speaker attenuator LR
				1	0	0	0	Speaker attenuator RF
				5	0	0	1	Speaker attenuator RR / blank time adjust
			. (1)	1	0	1	0	Stereo decoder
		21		1	0	1	1	Noise blanker
		70		1	1	0	0	Fieldstrength control
		9		1	1	0	1	Configuration
				1	1	1	0	Stereo decoder adjustment
10	•			1	1	1	1	Testing

T = Testmode

I = Auto increment

AZ = Auto Zero Remain

X = not used

Data byte specification 7

Table 13. Input selector

MSB							LSB	Franction
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Source selector
					0	0	0	CD
					0	0	1	Cassette
					0	1	0	Phone
					0	1	1	AM
					1	0	0	Stereo decoder
					1	0	1	Input FM
					1	1	0	Mute
					1	1	1	AC inputs
								CD morte
				0				CD full-differential
				1			× (OD quasi-diff
								AM/FM mode
			1		0	10	1	AM mono
			0		0	1	1	AM stereo
			0		1	0	0	AM through Stereo decoder
			1		4	0	0	FM- Stereo decoder
								In-gain
0	0	0	2/19	91				14dB
0	0	1						12dB
:	:	4:10						:
1	1,0	C						2 dB
1 <		1						0 dB

Table 14. Loudness

Obsolete Product(s)

MSB					LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Attenuation
				0	0	0	0	0 dB
				0	0	0	1	-1 dB
				:	:	:	:	:
				1	1	1	0	-14 dB
				1	1	1	1	-15 dB
								Filter
			0					on
			1					off (flat)
								Center frequency
		0						200 Hz
		1						400 Hz
								Loyaness G
	0							low (1 st order)
	1						*	normal (2 nd order)
1							VO.	must be "1"

Note: The attenuation is specified at high frequencies. Around the center frequency the value is different depending on the programmed attenuation (see Loudness frequency response).

Table 15. Mute, beep and mixing

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Tunction
								Mute
							0	Enable soft mute
							1	Disable soft mute
					0	0		Mute time =0.48 ms
					0	1		Mute time =0.96 ms
					1	0		Mute time =40.4 ms
					1	1		Mute time =324 ms
				0				Stereo decoder soft mute Influence = off
				1				stereo decoder soft mute influence = on
								Веер
			0					Beep frequency = 600 Hz
			1					Beep frequency = 1.2 kH'z
								Mixing
		0						Mix-source beep
		1						Mix-so v.ce = phone
0	0						4	F יוע mix signal
0	1						aC	Source -12 dB + mix-signal -2.5 dB
1	0					-10	5	Source -6 dB + mix-signal -6 dB
1	1							Full source

Note: for more information to the stereo decoder-soft mute-influence please refer to the Stereo decoder Description.

Table 16. Volume

MSB					LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Gain/attenuation
	0	0	0	0	0	0	0	+32 dB
	0	0	0	0	0	0	1	+31 dB
	:	:	:	:	:	:	:	:
	0	0	0	1	1	0	0	+20 dB
	0	0	0	1	1	0	1	+19 dB
	0	0	0	1	1	1	0	+18 dB
	:	:	:	:	:	:	:	:
	0	0	1	1	1	1	1	+1 dB
	0	1	0	0	0	0	0	0 dB
	0	1	0	0	0	0	1	- 1 dB
	:	:	:	:	:	:	:	: 00
	1	1	0	1	1	1	0	-78 di3
	1	1	0	1	1	1	1	-79 1B
							X	Soft step
0							10,	Soft step volume = off
1					L	CC		Soft step volume = on

Note: It is not recommended to use a gain moi จ tha า 20dB for system performance reason. In general, the max. gain should be limited by software to นำว .naximum value, which is needed for the system.

Table 17. Bass and treble attenuation

MSB							LSB	Function	
D7	D6	D5	D4	D3	D2	D1	D0	Tunction	
								Treble steps	
				0	0	0	0	-14 dB	
				0	0	0	1	-12 dB	
				:	:	:	:	:	
				0	1	1	0	-2 dB	
				0	1	1	1	0 dB	
				1	1	1	1	0 dB	
				1	1	1	0	+2 dB	
				:	:	:	:	.(5)	
				1	0	0	1	+12 dB	
				1	0	0	0	+14 dB	
								Bass steps	
0	0	0	0					-1< dF)	
0	0	0	1					-12 c'B	
:	:	:	:				*(0	
0	1	1	0			1	10,	-2 dB	
0	1	1	1			\sim C		0 dB	
1	1	1	1			19		0 dB	
1	1	1	0		()			+2 dB	
:	:	:	:					:	
1	0	0	1,					+12 dB	
1	0	0	0	91				+14 dB	

For example 12 dB T. at le and -8 dB Bass give the following DATA BYTE: 0 0 1 1 1 0 0 1.

Table 18. Bass and treble filter characteristics

MSB						LSB	Function	
D7	D6	D5	D4	D3	D2	D1	D0	Function
						0 0 1 1	0 1 0 1	Treble Center frequency = 10 KHz Center frequency = 12.5 KHz Center frequency = 15 KHz Center frequency = 17.5 KHz Bass
	0 1	1 0 0 1 1	1 0 1 0	0 0 1 1 1	0 1 0 1 1	cC	et	Center frequency = 60 Hz Center frequency = 7 Hz Center frequency = 80 Hz Center frequency = 100 Hz Center frequency = 150 Hz Quality factor = 1.25 Quality factor = 1.5 Cuality factor = 2 DC-gain = 0 dB DC-gain = ±4.4 dB
1						D		must be "1"

For example Treble center frequency = 15 \.\dar{1}z, Bass center frequency = 100 Hz, Bass Q = 1 and DC = 0 dB give the following DATA BYTE: 1 0 0 0 1 1 1 0

Speaker attenuation (LF, LR, RF, RR) Table 19.

	LSB		MSB					
Function	D0	D1	D2	D3	D4	D5	D6	D7
Attenuation								
0 dB	0	0	0	0	0	0		
-1 dB	1	0	0	0	0	0		
:	:	:	:	:	:	:		
-23 dB	1	1	1	0	1	0		
-24.5 dB	0	0	0	1	1	0		
-26 dB	1	0	0	1	1	0		
-28 dB	0	1	0	1	1	0		
-30 dB	1	1	0	1	1	0		
-32 dB	0	0	1	1	1	0		
-35 dB	1	0	1	1	1	0		
-40 dB	0	1	1	1	1	0		
-28 dB -30 dB -32 dB -35 dB -40 dB -50 dB	1	1	1	1	1	0		
Speaker mu e						1		
Mus+k ົ່ງ "1" (except RR speaker; see below							1	1
5'ar.k Time adj. (only at RR speaker)	1							
38μs							0	0
25.5μs	(3)	~					1	0
32μs							0	1
22μs							1	1
Bass Steps				G				
-14 dB			1		0_	0	0	0
-12 dB					10	0	0	0
:					Uì	_ ()	:	:
-2 dB					0		10	0
0 dB					1	1		0
0 dB					1	1	1	
+2 dB					0	1	1	
:					:	:	:	:
+12 dB					1	0	0	1 1
+14 dB					0	0	0	1

Table 20. Stereo decoder

MSB					LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function
							0 1	STD unmuted STD muted
					0	0		IN-Gain 11 dB
					0	1		IN-Gain 8.5 dB
					1	0		IN-Gain 6 dB
					1	1		IN-Gain 3.5 dB
				1				must be "1"
		1	0					Forced mono
		1	1					Mono/stereo switch sutconstically
	0							Pilot threshold ำเว่า
	1							Pilot threshold low
0								De er.ipt.asis 50 μs
1								De-e nphasis 75 μs

Table 21. Noise blanker

	MSB					- \	50	LSB	Function
	D7	D6	D5	D4	D3	D2	D1	D0	Function
						0	0	0	Low threshold 65 mV
				. 10	5)	0	0	1	Low threshold 60 mV
						0	1	0	Low threshold 55 mV
			111	O'		0	1	1	Low threshold 50 mV
						1	0	0	Low threshold 45 mV
		710				1	0	1	Low threshold 40 mV
						1	1	0	Low threshold 35 mV
	.0					1	1	1	Low threshold 30 mV
10				0	0				Noise controlled threshold 320 mV
				0	1				Noise controlled threshold 260 mV
-105				1	0				Noise controlled threshold 200 mV
Oh				1	1				Noise controlled threshold 140 mV
			0						Noise blanker off
			1						Noise blanker on
	0	0							Over deviation adjust 2.8 V
	0	1							Over deviation adjust 2.0 V
	1	0							Over deviation adjust 1.2 V
	1	1							Over deviation detector off

43/49

Table 22. Field strength control

MSB					LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function
						0	0	Noiseblanker field strength adj 2.3 V
						0	1	Noiseblanker field strength adj 1.8 V
						1	0	Noiseblanker field strength adj 1.3 V
						1	1	Noiseblanker field strength adj off
				0	0			VSBL at 33 % REF 5 V
				0	1			VSBL at 42 % REF 5 V
				1	0			VSBL at 50 % REF 5 V
				1	1			VSBL at 58 % REF 5 V
		0	0					VHCH at 42 % REF 5 V
		0	1					VHCH at 50 % REF 5 V
		1	0					VHCH at 58 % PEr 5 V
		1	1					VHCH at 66 % INEF 5 V
	1							VHCL a' 17 % VHCH
	0							VHCL at 33 % VHCH
0								High cut off
1							10,	High cut on

Table 23. Configuration

	20.	ooning	aratio			70.		
MSB)\	LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Tunction
				51				Noise rectifier discharge resistor
						0	0	R = infinite
		21				0	1	$R = 56 \text{ k}\Omega$
	- (20)				1	0	$R = 33 \text{ k}\Omega$
	200)				1	1	R =18 kΩ
								Multipath detector bandpass gain
10				0	0			6 dB
l)				0	1			16 dB
				1	0			12 dB
				1	1			18 dB
								Multipath detector internal influence
			0					on
			1					off
		0						Multipath/function selected (MPIN, MPOUT)
		1						Additional input selected (phone)
								Multipath detector reflection gain
0	0							Gain = 7.6 dB
0	1							Gain = 4.6 dB
1	0							Gain = 0 dB
1	1							Off
	0 0 1	MSB D7 D6	MSB D7 D6 D5 0 1 0 0 1 1 0	MSB D7 D6 D5 D4 0 0 1 1 0 0 1 1 0 0 1	MSB D7 D6 D5 D4 D3 0 0 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1	MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	MSB D7 D6 D5 D4 D3 D2 D1 0 0 0 1 1 1 0 1 1 0 1 1 0 0 0 0 0 0 0	MSB D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1

44/49

Table 24. Stereo decoder adjustment

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Roll-off compensation
					0	0	0	not allowed
					0	0	1	20.2%
					0	1	0	21.9%
					:	:	:	:
					1	0	0	25.5%
					:	:	:	:
					1	1	1	31.0%
								Level gain
	0	0	0	0				OND
	0	0	0	1				0.66dB
	0	0	1	0				1.33dB
	:	:	:	:				:
	1	1	1	1				10dB
	'	'	'	')ı	-(-2
							16	Temperature compensation at LEVEL input
								TC = 0
0						5		
1						V		TC = 16.7mV/K (3300ppm)
3.0	Sic	odi	ctl	5)				
3,10								

Table 25. Testing

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
							0	Off Test signals enabled if bit D5 of the subaddress (test mode bit) is set to "1", too
						0 1		External clock Internal clock
		0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0	0 0 1 1 0 0 1 1 0 0 1 1 0	0 1 0 1 0 1 0 1 0 1 0	550	et	Test signals at CASS_R VHCCH Level intern Pilot magnitud: VCOCON', V'CC Control Voltage Pilot threshold HOLDN NB threshold F228 VHCCL VSBL not used not used PEAK not used REF5V not used
.0.	0							VCO Off On
0								Audioprocessor test mode only if bit D5 of the subaddress (test mode bit) is set to "1" Off

Note: This byte is used for testing or evaluation purposes only and must not be set to other values than the default "11111110" in the application!


TDA7460ND Package information

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

 $\mathsf{ECOPACK}^{\mathbb{R}}$ is an ST trademark.

Figure 31. SO20 mechanical data and package dimensions



47/

Revision history TDA7460ND

9 Revision history

Table 26. Document revision history

	Date	Revision	Changes
	24-Jun-2000	3	Initial release.
	06-Mar-2009	4	Document reformatted. Document status changed from datasheet to not for new design. Added Table 1: Device summary on page 1. Updated Section 8: Package information on page 47.
Obsolete Product(s). Obsolete Product(s)			

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiated (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and senuces described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property Liq. is s granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a marranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained in a single single.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE ANCION SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'SE FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ENTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p. or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war and granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabi. To T.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577