

USB 2.0 Port Protection with Charger Detection Description

Features

- USB-device charger detector
- Can tolerate USB3.0-PD with VBUS = 20V
- USB Charging-type detection
- Battery Charging 1.2 (BC1.2) DCP
- Battery Charging 1.2 (BC1.2) CDP
- Battery Charging 1.2 (BC1.2) SDP
- Apple 1A, 2A, & 2.4A dedicated chargers
- Samsung-Fast chargers
- YD/T-1951 dedicated chargers
- CEA-936 Carkit#1 and #2 chargers
- Integrated Power FET
- VBUS Tolerance up to 28V
- 1.7A Over-Current Protection (OCP)
- VBUS Over-Voltage Protection (OVP)
- Non-charging Accessory Detection
- USB On-The-Go (OTG) detection
- Mobile HDMI Link (MHL) device detection
- Wide Supply Voltage Range 3V to 5.5V
- I²C Programmability
- Small Package: CSP 1.5x2.0-15L

Applications

- Personal Media Players
- Mobile Phones
- Tablet

Pin Configuration



PI3USB9281 provides external detection for any USBdevice. The part can detect various chargers available in the market, MHL accessories, OTG accessories, and carchargers per the CEA936 spec. It also integrates a power switch with over-voltage and over-current protections. The VBUSIN input pin can tolerate voltages up to 28V, which is important for USB3.0-PowerDelivery enabled ports. The new USB-3.0-PowerDelivery specification supports voltages up to 20V.

The PI3USB9281 can operate over a temperature range of -40 to +85 $^{\circ}$ C.

Typical applications involve portable & consumer applications, such as tablet, smart phones, digital cameras, and notebooks with integrated Li-ion batteries that charge via USB connectors.

Block Diagram



Figure 2. PI3USB9281 Block diagram

Pin Descriptions

Name	Туре	Default State	Description							
USB Inte	erface									
DPH	Signal Path	Open	D+ signal switch path, dedicated USB port to be connected to the resident USB transceiver on the device							
DNH	Signal Path	Open	D- signal switch path, dedicated USB port to be connected to the resident USB transceiver on the device							
Connector Interface										
ID	Signal Path	Open	Connected to the USB connector ID pin and used for detecting accessories							
D+	Signal Path	Open	Connected to the USB connector D+ pin; depending on the signaling mode							
D-	Signal Path	Open	onnected to the USB connector D- pin; depending on the signaling mode							
V _{BUSIN}	Power Path	NA	put voltage supply pin to be connected to the VBUS pin of the USB connector							
Power In	nterface									
V _{BAT}	Power	NA	Input voltage supply pin to be connected to the device battery output or to an internal regulator							
V _{DDIO}	Power	NA	Baseband processor interface I/O supply pin							
ENB	Input	Hi-Z	System enable for the circuit (Active Low)							
GND	Power	NA	Ground							
Charger	Interface									
V _{BUSOUT}	Power Path	NA	Output voltage supply pin to be connected to the source voltage pin on the charger IC							
CHG	Open-Drain Output	Hi-Z	Open-drain active LOW output, used to signal the charger IC that a charger has been attached							
I ² C Inter	rface									
SCL	Input	Hi-Z	I^2C serial clock signal to be connected to the phone-based I^2C master							
SDA	Open-Drain I/O	Hi-Z	I ² C serial data signal to be connected to the phone-based I ² C master							
INTB	CMOS Output	LOW	nterrupt active LOW output used to prompt the phone baseband processor to read the I^2C egister bits, indicates a change in ID pin status or accessory attach status							

Maximum Ratings

Storage Temperature
Supply Voltage from Battery/Baseband
Supply Voltage from Micro-USB Connector
Switch I/O Voltage USB1.0V to +5.5V
Input Clamp Diode current50mA
Charger Detect CHG Pin Sink current
Switch I/O Current (Continuous) USB
Switch I/O Switch Peak Current (Pulsed at 1ms Duration, <10% Duty Cycle)
USB, and All Other Channels
Charger FET2A
ESD: HBM
HB M (USB connector pins: VBUSIN, D+, D+, ID to GND)6000V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended operation conditions

Symbol	Parameter		Min.	Max.	Units
V _{BAT}	Battery Supply Voltage	3.0	5.5	V	
V_{BAT_TH}	Battery Supply Voltage Threshold	-	3.0	V	
V _{BUSIN}	V _{BUSIN} Pin Supply Voltage	4.0	5.5	V	
V _{DDIO}	Processor Supply Voltage		1.8	5.5	V
V _{SW}	Switch I/O Voltage	USB Path Active	0	3.6	V
C _{ID}	Capacitive Load on ID Pin for Reliable Acc	0	1.0	nF	
T _A	Operating Temperature		-40	85	${}^{\circ}$

PERICOM® USB 2.0 Port Protection with Charger Detection

Switch Path DC Electrical Characteristics

Min and Max apply for T_A between -40 °C to 85 °C and T_J up to +125 °C (unless otherwise noted). Typical values are referenced to $T_A = +25$ °C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
USB Data	Switches (D+, D-)				-	_
R _{ONUSB}	USB Switch On-Resistance	$I_{LOAD} = 8mA, V_{D+/D} = 0V, 0.4V$	-	2.5	3.1	Ω
USB Anal	og Signal Voltage Range	$V_{BAT}=3.0$ to $4.4V$	0	-	3.6	V
Charging	FET Switch				•	
V _{OVP}	Over-Voltage Protection (OVP)	Threshold Voltage	6.2	6.8	7.2	v
R _{ONCHG}	Charging FET On-Resistance	V_{BUSIN} =4.2V-5.0V, I_{LOAD} =1A	-	100	150	mΩ
I _{OCP}	Over-Current Protection (OCP) Threshold Current ⁽²⁾	V _{BUSIN} =5V	1.5	1.7	1.9	А
Host Inter	face Pins (INTB, CHG)					
V_{OH}	Output High Voltage	I_{OH} =2mA, V_{BAT} =3.0 to 4.4V	$0.7 imes V_{ m DDIO}$	-	-	V
V _{OL}	Output Low Voltage	I_{OL} =10mA, V_{BAT} =3.0 to 4.4V	-	-	0.4	V
Current (Consumption					
		No Accessory Static Current, V _{BAT} =3.6V,V _{BUSIN} =0V	-	20	30	μΑ
I _{CC}	Battery Supply Current	With Accessory Static Current, V _{BAT} =3.6V,V _{BUSIN} =0V	-	50	80	μΑ
		With Accessory Static Current, V _{BAT} =3.6V,V _{BUSIN} =5V	-	-	1	μΑ
I _{STANDBY}	Battery Supply Standby Current	V _{BAT} =3.6V,V _{BUSIN} =0V,ENB=3.6V	-	-	1	μA
I _{OFF}	Power-Off Leakage Current	$V_{BAT}=0V, V_{SW}=0$ to 4.4V	-	-	10	μA
I _{ON(OFF)}	Off Leakage Current	V _{BAT} =3.0 to 4.4V, I/O pins=0.3V, 4.1V	-0.1	0.001	0.1	μA
I _{IDSHORT}	Short-Circuit Current ⁽²⁾	V_{BAT} =3.0 to 4.4V, ID=0V	-	5	-	mA
Notes						

Note:

On-resistance is the voltage drop between the two terminals at the indicated current through the switch. 1.

Limits based on electrical characterization data. 2.

Capacitance ($T_A = -40 \ ^{\circ}C$ to 85 $^{\circ}C$)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
C _{ONUSB}	D+, D- On Capacitance (USB Mode)	$V_{BAT}=3.8V$, f=1MHz	-	4.0	-	pF

PI3USB9281

Switch AC Electrical Characteristics

Min and Max apply for T_A between -40 °C to 85 °C and TJ up to +125 °C (unless otherwise noted). Typical values are referenced to T_A =+25 °C, V_{BAT} =3.8V.

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Units
BW _{USB}	-3dB Bandwidth of USB of	channel		-	1300	-	MHz
O _{IRR}	OFF-Isolation	USB Mode	f=1MHz, R_s =50 Ω , C_L =0	-	-70	-	dB
	Active Channel	USD Mode	f=1MHz, R_s =50 Ω , C_L =0	-	-70	-	dB
X _{TALK}	Crosstalk D+ to D-	USB Mode	f=240MHz, R_s =50 Ω , C_L =0	-	-30	-	uБ
t _{SK(P)}	Skew of Opposite Transi Output (USB Mode)	tions of the Same	tr=tf=750ps (10-90%) at 240MHz, C _L =0pF, R _L =50Ω	-	30	-	ps
t _{I2CRST}	Time When I ² C_SDA at LOW to Cause a Reset	nd I ² C_SCL Both	-	15	-	-	ms
t _{INTMASK}	Time after INT Mask Cl INTB Goes LOW to Si after Interruptible Event Bit Set to "1"	gnal the Interrupt		25	-	-	ms
t _{sdpdet}	Time from V_{BUSIN} Valid with Charger FET C Switches Closed for Downstream Port	losed and USB		-	200	-	ms
t _{CHGOUT}	Time from V _{BUSIN} Valid with Charger FET C Charging Ports(CDP and D	Closed for USB	See Figure 4 and Figure 5	-	200	-	ms
t _{CARKIT}	Time from V _{BUSIN} Valid or Type 2 Charger Detector		See Figure 8	-	130	-	ms
t _{IDDET}	Time from ID Not Floati to Signal Accessory Att Resistance-Based Only (V	tached that is ID		-	100	-	ms

I²C Controller DC Electrical Characteristics

Symbol	Parameter		Fast Mode ((400kHz)	Units	
Symbol	rarameter		Min.	Max.	Omts	
V _{IL}	Low-Level Input Voltage		-0.5	$0.3V_{\text{DDIO}}$	V	
V_{IH}	High-Level Input Voltage		$0.7 V_{\text{DDIO}}$	-	V	
V _{HYS}	Hysteresis of Schmitt Trigger Inputs	V _{DDIO} >2V	$0.05 V_{DDIO}$	-	v	
V _{HYS}	Hysteresis of Schinitt Higger liputs	V _{DDIO} <2V	$0.1 V_{\text{DDIO}}$	-		
V _{OL1}	Low-Level Output Voltage at 3mA Sink Current (Open-	V _{DDIO} >2V	0	0.4	V	
V OL1	Drain)	V _{DDIO} <2V	-	$0.2V_{DDIO}$	v	
I _{I2C}	Input Current of I ² C SDA and SCL Pins, Input Voltage 0.26	V to2.34V	-10	10	μΑ	
CI	Capacitance for Each I/O Pin		-	10	pF	

I²C AC Electrical Characteristics

Danamatan	Fast Mode (4	T Intita	
Parameter	Min.	Max.	Units
SCL Clock Frequency	0	400	kHz
Hold Time (Repeated) START Condition	0.6	-	μs
LOW Period of SCL Clock	1.3	-	μs
HIGH Period of SCL Clock	0.6	-	μs
Set-up Time for Repeated START Condition	0.6	-	μs
Data Hold Time	0	0.9	μs
Data Set-up Time ⁽¹⁾	100	-	ns
Rsie Time of SDA and SCL Signals ⁽²⁾	20+0.1C _b	300	
Fall Time of SDA and SCL Signals ⁽²⁾	20+0.1C _b	300	ns
Set-up Time for STOP Condition	0.6	-	μs
Bus-Free Time between STOP and START Conditions	1.3	-	μs
Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns
	Hold Time (Repeated) START ConditionLOW Period of SCL ClockHIGH Period of SCL ClockSet-up Time for Repeated START ConditionData Hold TimeData Set-up Time ⁽¹⁾ Rsie Time of SDA and SCL Signals ⁽²⁾ Fall Time of SDA and SCL Signals ⁽²⁾ Set-up Time for STOP ConditionBus-Free Time between STOP and START Conditions	ParameterMin.SCL Clock Frequency0Hold Time (Repeated) START Condition0.6LOW Period of SCL Clock1.3HIGH Period of SCL Clock0.6Set-up Time for Repeated START Condition0.6Data Hold Time0Data Set-up Time ⁽¹⁾ 100Rsie Time of SDA and SCL Signals ⁽²⁾ 20+0.1CbFall Time of SDA and SCL Signals ⁽²⁾ 20+0.1CbSet-up Time for STOP Condition0.6Bus-Free Time between STOP and START Conditions1.3	Min.Max.SCL Clock Frequency0400Hold Time (Repeated) START Condition0.6-LOW Period of SCL Clock1.3-HIGH Period of SCL Clock0.6-Set-up Time for Repeated START Condition0.6-Data Hold Time00.9Data Set-up Time ⁽¹⁾ 100-Rsie Time of SDA and SCL Signals ⁽²⁾ $20+0.1C_b$ 300 Fall Time of SDA and SCL Signals ⁽²⁾ $20+0.1C_b$ 300 Set-up Time for STOP Condition0.6-Bus-Free Time between STOP and START Conditions1.3-

Notes:

1. A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{\text{SETDAT}} \ge 250$ ns must be met.

This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr_max + $t_{SETDAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C bus specification) before the SCL line is released.

2. C_b equals the total capacitance of one BUS line in pF. If mixed with high-speed devices, faster fall times are allowed according to the I²C specification.



Definition of Timing for Full-Speed Mode Devices on the I²C Bus

 Table 2. I²C Slave Address

Tuble 2:1 © Bluve Hudrebb										
Name	Size (Bits)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Slave Address	8	0	1	0	0	1	0	1	R/W	

Address	Register	Туре	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01H	Device ID	Read	00000000		Version ID : 00010					ID(Pericom)	: 000
							Switch Open		Manual Switch		Global Interrupt Mask
02H	Control	Read/ Write	00011111		Reserved: -Read xxx -Write 000		0: Open all switches	Reserved:	0: Manual configuration	Reserved	0: Does not Mask Interrupts
							1: Switch based on detection		1: Automatic configuration]	1: Mask Interrupts
				OVP&OCP Recovery	OCP Event	OVP Event		Reserved	d	Detach	Attach
03H	Interrupt	Read/ Clear	00000000	0: OVP and/or OCP event not recovered	0: No OCP event	0: No OVP event			0: No Interrup	ot	
				1: OVP and/or OCP event recovered	1: OCP event	1: OVP event	Reserved:	-Read xxx	x, -Write 000	1: accessory detached	1: accessory attached
				OVP&OCP	OCP	OVP		Reserved	d	Detach	Attach
							0: No Intern	upt Mask			
05H	Interrupt Mask	Read/ Write	00000000	1: Mask OVP&OCP Recovery interrupt	1: Mask OCP Event interrupt	1: Mask OVP Event interrupt	Reserved:-Read xxx, -Wri		x, -Write 000	1: Mask Detach interrupt	1: Mask Attach interrupt
To be co	ontinued.			-							

Table 3 Register Map

Register Map (Continuously.)

Address	Register	Туре	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
				Reserved	eserved USB (DCP)		Car Kit Charger	Reserved	USB Data (SDP)	OTG	MHL	
	Device						0: N	No Detect				
0AH	Туре	Read	00000000	Reserved	1: USB dedicated charging port (DCP) detected	1: USB charging downstream port (CDP) detected	1: USB Car Kit Charger detected	Reserved	1: USB standard downstream port (SDP) detected	1: USB OTG or Unidentified Devices detected	1: MHL detected	
							App	le Charger '	Туре	Charger Type		
				Reserved: 0: No Det): No Detec	t	00: No connection				
0EH	Charger	Read	00000000		-Read xxx		1: 2.4A	1: 2A	1: 1A	01: Reserved Charger		
OLII	Status	Read	-Write 000	Apple	Apple	Apple	10: Car Kit char	ger type1				
				charger charg		charger detected	charger detected	11: Car Kit charg	er Type 2			
	Manual	Read/			D- Connectio		D+ Connection			V _{BUS} Connection		
13H	Switch	Write		000: Open I						00: Open VBUS switch		
				001: D- con	nected to DNH	of USB port	001: D+ conne	ected to DPH	of USB port	11: V _{BUSOUT} connected		
1BH	Reset	Read/ Write	x0001000		Reserved: -Read xxxxxx, -Write 0000000 1: Reset (Always						0: No Reset 1: Reset	
1DH	VBUS	Read	00000000		Reserved: -Read xxxxxx, -Write 000000 VBUSIN Not Valid Valid Reserved: -Read xxxxxx, -Write 000000						Reserved: -Read x, -Write 0	

Note: Register address 04H, 06H, 07H, 08H, 09H, 0BH, 0CH, 0DH, 0FH, 10H, 11H, 12H, 14H, 15H, 16H, 17H, 18H, 19H, 1AH, 1CH, 1EH, 1FH, 20H and 21H are reserved

Functional Description

USB Port Accessory Detection List

Summarized below in Table 1 are the types of USB2.0 ports that PI3USB9281 can detect.

Table 1. ID and V_{BUSIN} Detection for USB Devices

17	D	D-	USB	ID F	Resistance to G	ND ⁽⁵⁾	CIIC	Accessory Detected ⁽¹⁾
V _{BUS}	D+	D-	switch	Min.	Тур.	Max.	CHG	Accessory Detected
х	Х	Х	Enable	GND	GND	GND	Hi-z	OTG
х	Х	Х	Disable	950Ω	1kΩ	1.05Ω	Hi-z	MHL
5V	Х	Х	Enable	190kΩ	$200 k\Omega$	210kΩ	LOW	Car Kit Type 1 Charger ⁽²⁾
5V	Х	Х	Enable	419.9kΩ	442kΩ	464kΩ	LOW	Car Kit Type 2 Charger ⁽²⁾
5V	2V	2.7V	Enable	3MΩ	Open	Open	LOW	1A Apple Charger
5V	2.7V	2V	Enable	3MΩ	Open	Open	LOW	2A Apple Charger
5V	2.7V	2.7V	Enable	3MΩ	Open	Open	LOW	2.4A Apple Charger
5V	(3)	(3)	Enable	3ΜΩ	Open	Open	LOW	USBBC1.2 DCP mode or Samsung FAST Charger ⁽⁴⁾
5V	(3)	(3)	Enable	3MΩ	Open	Open	LOW	USB BC1.2 CDP Mode
5V	(3)	(3)	Enable	3MΩ	Open	Open	Hi-z	USB BC1.2 SDP Mode

Notes:

1. The accessory type is reported in the Device Type 1 (0Ah) and Charger Status (0Eh) registers with each valid accessory detection.

- 2. Follows the ANSI/CEA-936-A USB Car Kit specification.
- 3. The PI3USB9281 follows the Battery Charging 1.2 specification, which uses D+ and D- to determine what USB accessory is attached.
- 4. Samsung 1.2V fast charger will recognize as DCP attachment and enable the fast charging operation.
- 5. For devices with ID resistance other than those listed in Table 1, PI3USB9281 reports device attachment through I²C to the embedded controller. The Unknown devices are mapped to OTG such that data switches are turned on to allow embedded controller to communicate and identify the unknown devices through USB protocols.

USB Port Detection Flowchart



Figure 3. Accessory detection flowchart

USB Port Detection Timing

The following figures show the attach timing of the USB after insertion of accessories and the relationship between the INTB assertion and the CHG assertion. PI3USB9281 has incorporated a V_{BUS} de-bounce circuit that waits a settle time of the USB cable.



Figure 4. USB Charging Downstream Port (CDP) Attach Timing



Figure 5. USB Dedicated Charging Port (DCP) Attach Timing







Figure 7. Apple Chargers (1A/2A/2.4A) Attach Timing







Figure 9. USB Power Delivery (PD) Cables and Other Accessories Detection Timing

TYPICAL CHARACTERISTICS

Frequency response curve for USB switch channel (D+ to DPH,3db BW=1.3G))



Eye diagram for USB 2.0 High Speed



Mechanical Information

CSP 1.5 x 2.0-15L



Ordering Information

Part No.	Package Code	Package
PI3USB9281GEE	GE	15-Pin CSP 1.5 x 2.0

Note:

E = Pb-free or Pb-free and Green •

Adding X Suffix= Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.