

300 mA, 28 V low-dropout voltage regulator, with 5 µA quiescent current



SOT23-5L

Features

- Wide input voltage range: 2.5 V to 28 V
- Ultra-low quiescent current: typ. 5 μA at no-load, 10 μA max. across full temperature range
- Output voltage accuracy: ± 2%
- · Output current up to 300 mA
- Fixed output voltage versions, starting from 1.2 V with 100 mV step
- Stable with low ESR capacitors (0.47 µF min.)
- · Thermal shutdown protection
- · Current limit protection
- -40 °C to +125 °C operating temperature range

Applications

- · Post regulation
- · Electronic meters
- · Smoke detectors / alarms
- Portable equipment
- Industrial applications

Description

The ST732 is 300 mA LDO regulator, designed to be used in several medium voltage applications.

Ultra-low quiescent current of 5 μA makes it suitable for applications permanently connected to power supply/battery.

This feature is also useful when electronic modules remain permanently turned on.

The ST732 embeds protection functions, such as: current limit, short-circuit and thermal shutdown. The extended input voltage range, very low drop voltage and low quiescent current features make it suitable also for low power after-market automotive and consumer applications.

Maturity status link

ST732



1 Schematic diagram

Bias generator

Thermal protection

Bandgap reference

GND

Figure 1. Block diagram

DS12561 - Rev 3 page 2/21



Pin configuration

Figure 2. Pin connection (top view)




Table 1. Pin description


Pin	Symbol	Function
1	GND	Ground
2	V _{IN}	Input voltage
3	V _{OUT}	Regulated output voltage
4, 5	NC	Not internally connected

DS12561 - Rev 3 page 3/21



3 Typical application

Figure 3. Typical application circuit



DS12561 - Rev 3 page 4/21



4 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{IN}	DC input voltage	-0.3 to 30	V
V _{OUT}	DC output voltage	-0.3 to 14	V
I _{OUT}	Output current	Internally limited	mA
P _D	Power dissipation	Internally limited	mW
T _{ST}	Storage temperature range	-65 to 150	°C
T _{OP}	Operating temperature range	-40 to 125	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thJA}	Thermal resistance junction-ambient	190	°C/W
R _{thJC}	Thermal resistance junction-case	75	°C/W

Note:

R_{thJA} based on 4-layer (2S2P) JEDEC test board constructed based on JESD 51-7 specification.

Table 4. Electro static discharge

Symbol	Parameter	Value	Unit
НВМ	Human body model	±2	kV
CDM	Charged device model	±500	V

DS12561 - Rev 3 page 5/21

Unit

٧

%

%

%/V

Max.

28

+1

+3

0.05

Тур.

0.01



Electrical characteristics

Static line regulation

 ΔV_{OUT}

 T_A = T_J = -40 °C to +125 °C, typical values refer to T_A = +25 °C, V_{IN} = V_{OUT} + 1 V, I_{OUT} =10 mA, C_{IN} = 0.1 μ F, C_{OUT} = 0.47 μ F, unless otherwise specified (see note).

Symbol **Test conditions Parameter** Min. 2.5 V_{IN} Operating input voltage T_J = 25 °C -1 V_{OUT} Output voltage accuracy -40 °C < T_J < +125 °C -3

 $V_{IN} = V_{OUT(NOM)} + 1 V \text{ to } 28 V$

Table 5. Electrical characteristics

	_	, ,			
ΔV _{OUT}	Static load regulation	I _{OUT} = 1 mA to 300 mA ⁽¹⁾	0.0001		%/mA
V _{DROP} Dropout voltage	I _{OUT} = 100 mA, V _{IN} = V _{OUT(NOM)} - 0.1 V	200	350	mV	
	I _{OUT} = 300 mA, V _{IN} = V _{OUT(NOM)} - 0.1 V	600	1200	mV	
1.	Ovice and assument	I _{OUT} = 0 mA	5	10	
lQ	Quiescent current	I _{OUT} = 300 mA	120	200	μA
e _N	Output noise voltage (2)	f = 10 Hz to 100 kHz, I_{OUT} = 10 mA C_{OUT} = 1 μ F	70		μV _{RMS} /V _{OU}
		V _{IN} = V _{OUT(NOM)} + 1 V +/- V _{RIPPLE} V _{RIPPLE} = 0.5 V, f = 120 Hz, V _{OUT(NOM)} = 5 V	75		
SVR Supply voltage rejection (2)	$V_{IN} = V_{OUT(NOM)} + 1 V+/-V_{RIPPLE}$ $V_{RIPPLE} = 0.5 V, f = 1 kHz, V_{OUT(NOM)} = 5 V$	75		4D	
	SVK	$V_{IN} = V_{OUT(NOM)} + 1 V + V_{RIPPLE}$ $V_{RIPPLE} = 0.5 V, f = 10 kHz, V_{OUT(NOM)} = 5 V$	42		dB
		V _{IN} = V _{OUT(NOM)} + 1 V +/-V _{RIPPLE} V _{RIPPLE} = 0.5 V, f = 100 Hz, V _{OUT(NOM)} = 5 V	35		
I_{SC}	Short-circuit current (3)	R _L = 0	450		mA
T _{SHDN}	Thermal shutdown (2)		160		°C
SHUN	Hysteresis (2)		20		

- 2. Guaranteed by design, not tested in production.
- 3. The current limit is a function of (V_{IN}-V_{OUT}) differential during operation. Maximum available current is limited. Refer to Section 6.3 Protection features for more information.

Note: Values in full temperature range are guaranteed by design and/or characterization tested at TA =~ TJ. Low duty-cycle pulse techniques are used.

DS12561 - Rev 3 page 6/21



6 Application information

6.1 External capacitors

The ST732 voltage regulator requires external capacitors to ensure the control loop stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance defined in the following chapters. Input and output capacitors should be located as close as possible to the relevant pins.

Input capacitor

An input capacitor, whose minimum value is 0.1 μ F, must be placed as close as possible to the input in of the device and returned to a clean analog ground. A good quality, low-ESR ceramic capacitor is suggested. It helps to ensure stability of the control loop, reduces the effects of inductive sources and improves ripple rejection. Values, which are higher than 0.1 μ F, are suggested in case of fast load transients in the application. There is no maximum limit to the output capacitance.

Output capacitor

The ST732 requires a capacitor connected on its output, to keep the control loop stable and reduce the risk of ringing and oscillations. The control loop is designed to be stable with any good quality ceramic capacitor (such as X5R/X7R types) with a minimum value of 0.47 μ F and equivalent series resistance in the [5 – 500 m Ω] range.

It is important to highlight that the output capacitor must maintain its capacitance and ESR in the stable region over the full operating temperature, load and input voltage ranges, to assure stability. Therefore, capacitance and ESR variations must be taken into account in the design phase to ensure the device works in the expected stability region.

There is no maximum limit to the output capacitance, provided that the above conditions are satisfied.

6.2 Power dissipation

A proper PCB design is recommended, to ensure that the device internal junction temperature is kept below 125 °C, in all operating conditions. The thermal energy, generated by the device, flows from the die surface to the PCB copper area through the package leads. The PCB copper area acts as a heat sink. The footprint copper pads should be as wider as possible to spread and dissipate heat to the surrounding environment. Thermal micro-vias to the inner or backside copper layers improve the overall thermal performance of the device.

The power dissipation of the LDO depends on the input voltage, output voltage and output current, and is given by:

$$P_D = (V_{IN} - V_{OUT}) I_{OUT} \tag{1}$$

The junction temperature of the device is:

$$T_{IMAX} = T_A + R_{thIA} \times P_D \tag{2}$$

where: T_{J_MAX} is the maximum junction of the die, 125 °C; T_A is the ambient temperature; R_{thJA} is the thermal resistance junction-to-ambient.

With the above equation it is possible to calculate the allowable maximum power dissipation, therefore the maximum load current for a certain voltage drop. Appropriate de-rating of the operating condition can be applied accordingly.

6.3 Protection features

Current limit

Due to the wide input voltage range, high power dissipation could occur in case of damaged/shorted load. For this reason the ST732 embeds an SOA protection-current limit circuit, which acts in case of overload or short-circuit on the output, clamping the load current to a safe value.

The current limit value on purpose depends on the voltage drop (V_{IN} - V_{OUT}), so that the maximum dissipated power is always kept under control.

The non-constant current limit characteristic shown in Figure 15. Current limit vs. temperature should be taken into account to calculate the maximum load current the device can supply for a certain dropout voltage.

Normal operation is restored if the overload disappears, but prolonged operation in current limit may lead to high power dissipation inside the LDO and subsequently to thermal shutdown.

DS12561 - Rev 3 page 7/21



Thermal protection

An internal thermal feedback loop disables the output voltage if the die temperature reaches approximately 160 °C. This feature protects the device from excessive temperature that could lead to permanent damage to the LDO

Once the thermal protection is triggered and the device is shut down, normal operation is automatically recovered if the die temperature falls below 140 °C (thermal protection hysteresis of 20 °C typically).

Continuous operation above the maximum ratings may lead to permanent damage to the device.


In case of operations with strongly inductive loads, undershoots on the output may happen. If those negative spikes overcome the absolute maximum ratings of the device, permanent damage may occur. A Schottky diode connected in parallel to the output port reduces the risk of damages in such operating cases.


DS12561 - Rev 3 page 8/21





7 Typical performance characteristics

 C_{IN} = C_{OUT} = 1 $\mu\text{F},\,V_{IN}$ = 2.5 V, V_{OUT} = 1.2 V, T_{J} = 25 °C, unless otherwise specified.









DS12561 - Rev 3 page 9/21






Figure 9. Dropout voltage vs. temperature

V_{IN} = 2.5 V to 28 V, V_{OUT} = 1.2 V, I_{OUT} = 10 mA

0.10

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00


0.00


0.00


0.00

0.00

0.00







DS12561 - Rev 3 page 10/21



Figure 14. Quiescent current vs. temperature (I_{OUT} = 300 mA)




Figure 15. Current limit vs. temperature




Figure 16. Short-circuit current vs. dropout voltage




Figure 17. PSRR vs. frequency




Figure 18. Output noise spectrum







Figure 19. Start-up transient



DS12561 - Rev 3 page 11/21







DS12561 - Rev 3 page 12/21





8 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 SOT23-5L package information

Figure 22. SOT23-5L package outline







7049676

Table 6. SOT23-5L package mechanical data

Dimension -	mm		
Dimension	Min.	Тур.	Max.
А	0.90		1.45
A1	0		0.15
A2	0.90		1.30
b	0.30		0.50
С	0.09		0.20
D		2.95	
E		1.60	
е		0.95	
Н		2.80	
L	0.30		0.60
θ	0		10

DS12561 - Rev 3 page 13/21




0.60

Figure 23. SOT23-5L recommended footprint

Note: Dimensions are in mm

8.2 Packing information

Figure 24. SOT23-5L tape and reel drawing



DS12561 - Rev 3 page 14/21



Table 7. SOT23-5L tape and reel mechanical data

Dimension -	mm		
Dimension	Min.	Тур.	Max.
А			180
С	12.8	13.0	13.2
D	20.2		
N	60		
Т			14.4
Ao		3.15	
Во		3.2	
Ко		1.4	
Ро	3.9	4.0	4.1
Р	3.9	4.0	4.1
W	7.9	8	8.3

DS12561 - Rev 3 page 15/21



9 Ordering information

Table 8. Order code

Order code	Output voltage	Marking
ST732M28R	2.8 V	228
ST732M30R	3.0 V	230
ST732M33R	3.3 V	233
ST732M36R	3.6 V	236
ST732M50R	5.0 V	250

Note: Other voltage options available on request.

DS12561 - Rev 3 page 16/21



Revision history

Table 9. Document revision history

Date	Revision	Changes
03-May-2018	1	Initial release.
16-Jun-2020	2	Updated Order code.
22-04-2021	3	Added new order code in Table 8

DS12561 - Rev 3 page 17/21



Contents

Sch	ematic diagram	2
	•	
Турі	cal application	4
Max	imum ratings	5
Elec	etrical characteristics	6
Арр	lication information	7
6.1		
6.2	Power dissipation	7
6.3		
Турі	cal performance characteristics	9
Pac	kage information	13
8.1	·	
8.2	Packing information	14
Ord	ering information	16
ision	history	17
	Pin Typi Max Elec App 6.1 6.2 6.3 Typi Pac 8.1 8.2 Ord	6.2 Power dissipation 6.3 Protection features Typical performance characteristics Package information. 8.1 SOT23-5L package information.





List of tables

Table 1.	Pin description
Table 2.	Absolute maximum ratings
	Thermal data
Table 4.	Electro static discharge
	Electrical characteristics
Table 6.	SOT23-5L package mechanical data
	SOT23-5L tape and reel mechanical data
Table 8.	Order code
Table 9.	Document revision history



List of figures

rigure 1.	Block diagram	. 2
Figure 2.	Pin connection (top view)	. 3
Figure 3.	Typical application circuit	. 4
Figure 4.	Output voltage vs. temperature (I _{OUT} = 0 mA)	. 9
Figure 5.	Output voltage vs. temperature (I _{OUT} = 10 mA)	. 9
Figure 6.	Output voltage vs. temperature (I _{OUT} = 150 mA)	. 9
Figure 7.	Output voltage vs. temperature (I _{OUT} = 300 mA)	. 9
Figure 8.	Output voltage vs. load current	10
Figure 9.	Dropout voltage vs. temperature	10
Figure 10.	Line regulation vs. temperature	10
Figure 11.	Load regulation vs. temperature	10
Figure 12.	Quiescent current vs. input voltage (I _{OUT} = 0 mA)	10
Figure 13.	Quiescent current vs. temperature (I _{OUT} = 0 mA)	10
Figure 14.	Quiescent current vs. temperature (I _{OUT} = 300 mA)	11
Figure 15.	Current limit vs. temperature	11
Figure 16.	Short-circuit current vs. dropout voltage	11
Figure 17.	PSRR vs. frequency	11
Figure 18.	Output noise spectrum	11
Figure 19.	Start-up transient	11
Figure 20.	Line transient	12
Figure 21.	Load transient	
Figure 22.	SOT23-5L package outline	
Figure 23.	SOT23-5L recommended footprint	14
Figure 24.	SOT23-5L tape and reel drawing	14



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS12561 - Rev 3 page 21/21