



Atmel | SMART ARM-based Flash MCU

SUMMARY DATASHEET

Description

The Atmel[®] | SMART SAM G55 is a series of Flash microcontrollers based on the high-performance 32-bit ARM[®] Cortex[®]-M4 RISC processor with FPU (Floating Point Unit). It operates at a maximum speed of 120 MHz and features 512 Kbytes of Flash and up to 176 Kbytes of SRAM. The peripheral set includes eight flexible communication units comprising USARTs, SPIs and I²C-bus interfaces (TWIs), two three-channel general-purpose 16-bit timers, two I²S controllers, one-channel pulse density modulation, one 8-channel 12-bit ADC, one real-time timer (RTT) and one real-time clock (RTC), both located in the ultra low-power backup area.

The Atmel | SMART SAM G55 devices have three software-selectable low-power modes: Sleep, Wait and Backup. In Sleep mode, the processor is stopped while all other functions can be kept running. In Wait mode, all clocks and functions are stopped but some peripherals can be configured to wake up the system based on events, including partial asynchronous wakeup (SleepWalking[™]). In Backup mode, RTT, RTC and wakeup logic are running.

For power consumption optimization, the flexible clock system offers the capability of having different clock frequencies for some peripherals. Moreover, the processor and bus clock frequency can be modified without affecting the peripheral processing.

The real-time event management allows peripherals to receive, react to and send events in Active and Sleep modes without processor intervention.

The SAM G55 devices are general-purpose low-power microcontrollers that offer high performance, processing power and small package options combined with a rich and flexible peripheral set. With this unique combination of features, the SAM G55 series is suitable for a wide range of applications including consumer, industrial control and PC peripherals.

The device operates from 1.62V to 3.6V and is available in three packages: 49-pin WLCSP, 64-pin QFN and 64-pin LQFP.

Features

Core

- ARM Cortex-M4 with up to 16 Kbytes SRAM on I/D bus providing 0 wait state execution at up to 120 MHz ⁽¹⁾
- Memory Protection Unit (MPU)
- DSP Instructions
- Floating Point Unit (FPU)
- Thumb[®]-2 instruction set

Note: 1. 120 MHz with $V_{\text{DDCOREXT120}}$ or with V_{DDCORE} trimmed by regulator.

Memories

- Up to 512 Kbytes embedded Flash
- Up to 176 Kbytes embedded SRAM
- 8 Kbytes ROM with embedded boot loader, single-cycle access at full speed

System

- Embedded voltage regulator for single-supply operation
- Power-on reset (POR) and Watchdog for safe operation
- Quartz or ceramic resonator oscillators: 3 to 20 MHz with clock failure detection and 32.768 kHz for RTT or system clock
- High-precision 8/16/24 MHz factory-trimmed internal RC oscillator. In-application trimming access for frequency adjustment
- Slow clock internal RC oscillator as permanent low-power mode device clock
- PLL range from 48 MHz to 120 MHz for device clock
- PLL range from 24 MHz to 48 MHz for USB device and USB OHCI
- Up to 30 peripheral DMA (PDC) channels
- 256-bit General-Purpose Backup Registers (GPBR)
- 16 external interrupt lines

Peripherals

- 8 flexible communication units supporting:
 - USART
 - SPI
 - Two-wire Interface (TWI) featuring TWI masters and high-speed TWI slaves
- Crystal-less USB 2.0 Device and USB Host OHCI with On-chip Transceiver
- 2 Inter-IC Sound Controllers (I²S)
- 1 Pulse Density Modulation Interface (PDMIC) (supports up to two microphones)
- 2 three-channel 16-bit Timer/Counters (TC) with capture, waveform, compare and PWM modes
- 1 48-bit Real-Time Timer (RTT) with 16-bit prescaler and 32-bit counter
- 1 RTC with calendar and alarm features
- 1 32-bit Cyclic Redundancy Check Calculation Unit (CRCCU)

I/O

- Up to 48 I/O lines with external interrupt capability (edge or level), debouncing, glitch filtering and ondie series resistor termination. Individually programmable open-drain, pull-up and pull-down resistor and synchronous output
- Two PIO Controllers provide control of up to 48 I/O lines



- Analog
 - One 8-channel ADC, resolution up to 12 bits, sampling rate up to 500 ksps
- Package
 - 49-lead WLCSP
 - 64-lead LQFP
 - 64-lead QFN
- Operating Temperature Range
 - Industrial (-40°C to +85°C)



1. Configuration Summary


Table 1-1 summarizes the SAM G55 device configurations.

Table 1-1. Configuration Summary

Feature	SAM G55G19	SAM G55J19
Flash	512 Kbytes	512 Kbytes
Cache (CMCC)	up to 8 Kbytes	up to 8 Kbytes
SRAM	160 Kbytes	160 Kbytes
SKAIVI	+ up to 16 Kbytes (Cache + I/D RAM)	+ up to 16 Kbytes (Cache + I/D RAM)
Package	WLCSP49	QFN64, LQFP64
Number of PIOs	38	48
Event System	Yes	Yes
External Interrupt	16	16
40 hit ADC	8 channels	8 channels
12-bit ADC	Performance: 500 kSps	Performance: 500 kSps
16-bit Timer	6 channels	6 channels
ro-bit filllel	(3 external channels)	(3 external channels)
I2SC/PDM	2 / 1-channel 2-way	2 / 1-channel 2-way
PDC Channels	28	30
USART		
SPI	7	8
TWI		
USB	Full Speed / OHCI	Full Speed / OHCI
CRCCU	1	1
RTT	1 (backup area)	1 (backup area)
RTC	1 (backup area)	1 (backup area)

2. Block Diagram

Figure 2-1. SAM G55 Block Diagram





3. Signal Description

Table 3-1 gives details on the signal names classified by peripheral.

Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Po	ower Supplies			
VDDIO	Peripheral I/O Lines, Voltage Regulator, ADC Power Supply	Power	_	-	1.62V to 3.6V
VDDOUT	Voltage Regulator Output	Power	_	_	1.08V to 1.32V
VDDCORE	Core Chip Power Supply	Power	-	-	Connected externally to VDDOUT or VDDCOREXT100 or VDDCOREXT120
VDDUSB	USB Power Supply	Power	_	-	Only available on 64-pin package
GND	Ground	Ground	_	_	-
	Clocks, (Oscillators and I	PLLs		
XIN	Main Oscillator Input	Input	_	VDDIO	Reset state:
XOUT	Main Oscillator Output	Output	_	_	- PIO input
XIN32	Slow Clock Oscillator Input	Input	_	VDDIO	- Internal pull-up disabled
XOUT32	Slow Clock Oscillator Output	Output	_	_	- Schmitt Trigger enabled
PCK0-PCK2	Programmable Clock Output	Output	-	-	Reset state: - PIO input - Internal pull-up enabled - Schmitt Trigger enabled
	10	CE and JTAG			
TCK	Test Clock	Input	_	VDDIO	No pull-up resistor
TDI	Test Data In	Input	_	VDDIO	No pull-up resistor
TDO	Test Data Out	Output	_	VDDIO	-
TRACESWO	Trace Asynchronous Data Out	Output	_	VDDIO	-
SWDIO	Serial Wire Input/Output	I/O	_	VDDIO	-
SWCLK	Serial Wire Clock	Input	_	VDDIO	-
TMS	Test Mode Select	Input	_	VDDIO	No pull-up resistor
JTAGSEL	JTAG Selection	Input	High	VDDIO	Pull-down resistor
	F	lash Memory			
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Pull-down (15 kΩ) resistor
		Reset/Test	•		
NRST	Microcontroller Reset	I/O	Low	VDDIO	Pull-up resistor
TST	Test Mode Select	Input	_	VDDIO	Pull-down resistor

Table 3-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	PIO Co	ontroller - PIOA - I	PIOB		
PA0-PA31	Parallel I/O Controller A	I/O	1	VDDIO	Pulled-up input at reset. No pull-down for PA3/PA4/PA14
PB0-PB15 ⁽¹⁾	Parallel I/O Controller B	I/O	_	VDDIO	Pulled-up input at reset
		Wakeup Pins			
WKUP0-15	Wakeup Pin / External Interrupt	I/O	-	VDDIO	Wakeup pins are used also as External Interrupt
	Serial Pe	eripheral Interface	- SPIx		
MISOx	Master In Slave Out	I/O	_	_	-
MOSIx	Master Out Slave In	I/O	_	_	-
SPCKx	SPI Serial Clock	I/O	_	_	High Speed Pad
NPCS0x	SPI Peripheral Chip Select 0	I/O	Low	_	-
NPCS1x	SPI Peripheral Chip Select	Output	Low	_	-
	Two-	Wire Interface - T	Wlx		
TWDx	TWIx Two-wire Serial Data	I/O	_	_	High Speed Pad for TWD0
TWCKx	TWIx Two-wire Serial Clock	I/O	_	_	High Speed Pad for TWDCK0
	Universal Synchronous As	ynchronous Rece	eiver Transr	mitter USART	x
SCKx	USART Serial Clock	I/O	_	_	_
TXDx	USART Transmit Data	I/O	_	_	-
RXDx	USART Receive Data	Input	Input – – –		-
RTSx	USART Request To Send	Output	1	_	_
CTSx	USART Clear To Send	Input	1	_	_
	Tir	ner/Counter - TC	(
TCLKx	TC Channel x External Clock Input	Input	_	_	_
TIOAx	TC Channel x I/O Line A	I/O	_	_	-
TIOBx	TC Channel x I/O Line B	I/O	_	_	_
	12-bit Analo	g-to-Digital Conve	erter - ADC		
AD0-AD7	Analog Inputs	Analog	_	_	_
ADTRG	ADC Trigger	Input	_	_	-
ADVREF	ADC Voltage Reference	Input	_	_	Only available on 64-pin package
	Inter-IC S	Sound Controller	- I2SCx		
I2SMCKx	Master Clock	Output	_	_	_
I2SCKx	Serial Clock	I/O	_	_	-
I2SWSx	I ² S Word Select	I/O	_	_	-
I2SDIx	Serial Data Input	Input	_	_	-
I2SDOx	Serial Data Output	Output	_	_	_



Table 3-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Pulse Density Modulat	ion Interface Cor	ntroller - F	PDMICx	
PDMIC_CLK	Pulse Density Modulation Clock	Output	_	_	-
PDMIC_DAT	Pulse Density Modulation Data	Input	_	_	-
	USB OHCI/FS - USB				
DM	USB Data -			WLCSP49:	
DP	USB Data +	Analog, Digital	-	VDDIO 64-pin package: VDDUSB	DM and DP in PIO configuration

Note: 1. Pull-up disabled on PB8/PB9.

4. Package and Pinout

Table 4-1. SAM G55 Packages

Device	Package
SAM G55G19	WLCSP49
CAM OFF HO	QFN64
SAM G55J19	LQFP64

4.1 49-ball WLCSP Pinout

Table 4-2. SAM G55G19 49-ball WLCSP Pinout

A1	PA9
A2	GND
А3	PA24
A4	PB8/XOUT
A5	PB9/XIN
A6	PB4
A7	VDDIO
B1	PB11
B2	PB5
В3	PB7
B4	PA2
B5	JTAGSEL

В6	NRST
В7	PB12
C1	VDDCORE
C2	PA11
C3	PA12
C4	PB6
C5	PA4
C6	PA3
C7	PA0
D1	PA13
D2	PB3/AD7
D3	PB1/AD5

D4	PB10
D5	PA1
D6	PA5
D7	VDDCORE
E1	PB2/AD6
E2	PB0/AD4
E3	PA18/AD1
E4	PA14
E5	PA10
E6	TST
E7	PA7/XIN32
F1	PA20/AD3

F2	PA19/AD2
F3	PA17/AD0
F4	PA21
F5	PA23
F6	PA16
F7	PA8/XOUT32
G1	VDDIO
G2	VDDOUT
G3	GND
G4	VDDIO
G5	PA22
G6	PA15
G7	PA6
1	



4.2 64-lead QFN/LQFP Pinout

64-lead QFN / LQFP Pinout 4.2.1

Table 4-3. SAM G55J19 64-pin LQFP and QFN Pinout

1	VDDIO
2	NRST
3	PB12
4	PA4
5	PA3
6	PA0
7	PA1
8	PA5
9	VDDCORE
10	TEST
11	PA7
12	PA8
13	GND
14	PB15
15	PB14
16	PA31

17	PA6
18	PA16
19	PA30
20	PA29
21	PA28
22	PA15
23	PA23
24	PA22
25	PA21
26	VDDUSB
27	VDDIO
28	ADVREF
29	GND
30	VDDOUT
31	VDDIO
32	VDDIO

33	PA17
34	PA18
35	PA19
36	PA20
37	PB0
38	PB1
39	PB2
40	PB3
41	PA14
42	PA13
43	PA12
44	PA11
45	VDDCORE
46	PB10
47	PB11
48	PA10
to around	1


49	PA9
50	PB5
51	PA27
52	PA26
53	GND
54	PB6
55	PB7
56	PA25
57	PB13
58	PA24
59	PB8/XOUT
60	PB9/XIN
61	PA2
62	PB4
63	JTAGSEL
64	VDDIO

Note: The bottom pad of the QFN package must be tied to ground.

5. Mechanical Characteristics

5.1 49-lead WLCSP Package


Figure 5-1. 49-lead WLCSP Package Mechanical Drawing






5.2 64-lead QFN Package

Figure 5-2. 64-lead QFN Package Mechanical Drawing



5.3 64-lead LQFP Package

Figure 5-3. 64-lead LQFP Package Mechanical Drawing





6. Ordering Information

Table 6-1. SAM G55 Ordering Information

Ordering Code	MRL	Package	Carrier Type	Operating Temperature Range	
ATSAMG55G19A-UUT	Α	WII CCD40	Dool	Industrial	
ATSAMG55G19B-UUT	В	WLCSP49 Reel		-40°C to 85°C	
ATSAMG55J19A-MU	Α	QFN64 Tray Industrial -40°C to 85°C	-		
ATSAMG55J19B-MU	В		Industrial		
ATSAMG55J19A-MUT	Α		DI	-40°C to 85°C	
ATSAMG55J19B-MUT	В		Reel		
ATSAMG55J19A-AU	Α	T	Tray		
ATSAMG55J19B-AU	В	LOFFICA		Industrial	
ATSAMG55J19A-AUT	Α	LQFP64	-40°C to 85°C		
ATSAMG55J19B-AUT	В		Reel	Reei	

7. Revision History

In the tables that follow, the most recent version of the document appears first.

Table 7-1. SAM G55 Summary Datasheet Rev. 11289ES Revision History

Issue Date	Changes
	"Features": "USB 2.0 Device" changed to "Crystal-less USB 2.0 Device"
	Table 1-1 "Configuration Summary": removed instance of "TWIHS"
25-May-16	Figure 2-1 "SAM G55 Block Diagram": repositioned 'VUSB' input and renamed to 'VDDUSB'
25-May-10	Table 3-1 "Signal Description List": renamed 'VUSB' to 'VDDUSB'; inserted row "Pulse Density Modulation Interface Controller - PDMICx"; "USB OHCI/FS/IC" changed to "USB OHCI/FS"
	Table 6-1 "SAM G55 Ordering Information": added MRL B ordering codes

Table 7-2. SAM G55 Summary Datasheet Rev. 11289DS Revision History

Issue Date	Changes
	Updated "Description"
	Modified "Features" (Note in "Core" section & "Up to 48 I/O lines" instead of "Up to 32 I/O lines" in "I/O "section)
01-Dec-15	Updated Figure 2-1 "SAM G55 Block Diagram"
01-Dec-15	Table 3-1 "Signal Description List":
	- modified comments on VDDCORE, DM and DP
	- PDMCLK0 changed to PDMIC_CLK; PDMDAT0 changed to PDMIC_DAT

Table 7-3. SAM G55 Summary Datasheet Rev. 11289CS Revision History

Issue Date	Changes
	Removed "Preliminary Status" marking.
	Modified Section "Description"
40 lun 45	Updated Figure 2-1 "SAM G55 Block Diagram"(GPBR)
16-Jun-15	Added note to PB0/PB15 in Table 3-1 "Signal Description List"
	Added note to Section 4.2.1 "64-lead QFN / LQFP Pinout"
	Replaced ATSAMG55J19-A-AUT with ATSAMG55J19A-AUT in Table 6-1 "SAM G55 Ordering Information"

Table 7-4. SAM G55 Summary Datasheet Rev. 11289BS Revision History

Issue Date	Changes
14-Jan-15	Added "Preliminary Status" marking.

Table 7-5. SAM G55 Summary Datasheet Rev. 11289AS Revision History

Issue Date	Changes
19-Dec-14	First issue.

















Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2016 Atmel Corporation. / Rev.: Atmel-11289ES-ATARM-SAM-G55G-SAM-G55J-Summary Datasheet_25-May-16.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.