

### DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

ICS85354

### **General Description**



The ICS85354 is a dual 2:1 and 1:2 Multiplexer and a member of the HiPerClockS<sup>TM</sup> family of high performance clock solutions from IDT. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches one


input to one of two outputs. This device is useful for multiplexing multi-rate Ethernet PHYs which have 100 M bit and 1000 bit transmit/receive pairs onto an optical SFP module which has a single transmit/receive pair. See Application Section for further information.


The ICS85354 is optimized for applications requiring very high performance and has a maximum operating frequency of 3GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.

### **Features**


- Three LVPECL outputs
- Three differential clock inputs
- CLKx/CLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML
- · Maximum output frequency: 3.2GHz
- Part-to-part skew: 200ps (maximum)
- Propagation delay: QA/QA: 450ps (maximum)
   QBx/QBx: 430ps (maximum)
- LVPECL mode operating voltage supply range:
   V<sub>CC</sub> = 2.375V to 3.465V, V<sub>EE</sub> = 0V
- ECL mode operating voltage supply range:
   V<sub>CC</sub> = 0V, V<sub>EE</sub> = -3.465V to -2.375V-40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

## **Block Diagram**





## Pin Assignment



ICS85354

16-Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View

**Table 1. Pin Descriptions** 

Number	Name	Т	уре	Description
1, 2	QB0/QB0	Output		Differential output pair. LVPECL/ECL interface levels.
3, 4	QB1/QB1	Output		Differential output pair. LVPECL/ECL interface levels.
5	CLKB	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
6	CLKB	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
7	CLK_SELB	Input	Pulldown	Clock select pin for QBx outputs. When HIGH, selects QB1/QB1 outputs. When LOW, selects QB0/QB0 outputs. LVCMOS/LVTTL interface levels.
8	V <sub>EE</sub>	Power		Negative supply pin.
9	CLKA1	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
10	CLKA1	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
11	CLKA0	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
12	CLKA0	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
13	V <sub>CC</sub>	Power		Positive supply pin.
14	CLK_SELA	Input	Pulldown	Clock select pin for QA output. When HIGH, selects QA output. When LOW, selects $\overline{\text{QA}}$ output. LVCMOS/LVTTL interface levels.
15, 16	QA/QA	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			37.5		kΩ
R <sub>VCC/2</sub>	Pullup/Pulldown Resistor			37.5		kΩ

### **Function Tables**

Table 3A. Control Input Function Table, (Bank A)

Bank A				
Control Input Outputs				
CLK_SELA	QA/QA			
0	Selects CLKA0/CLKA0			
1	Selects CLKA1/CLKA1			

Table 3B. Control Input Function Table, (Bank B)

Bank B					
Control Input	Outputs				
CLK_SELB	QB0/QB0	QB1/QB1			
0	Follows CLKB input	Low			
1	Low	Follows CLKB input			

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V (LVPECL mode, V <sub>EE</sub> = 0V)
Negative Supply Voltage, V <sub>EE</sub>	-4.6V (ECL mode, V <sub>CC</sub> = 0V)
Inputs, V <sub>I</sub> (LVPECL mode)	-0.5V to V <sub>CC</sub> + 0.5V
Inputs, V <sub>I</sub> (ECL mode)	0.5V to V <sub>EE</sub> – 0.5V
Outputs, I <sub>O</sub> Continuos Current Surge Current	50mA 100mA
Operating Termperature Range, T <sub>A</sub>	-40°C to 85°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
Package Thermal Impedance, $\theta_{JA}$	51.5°C/W (0 lfpm)

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC}$  = 2.375V to 3.465V,  $V_{EE}$  = 0V or  $V_{CC}$  = 0V,  $V_{EE}$  = -3.465V to -2.375V,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>CC</sub>			2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				50	mA

### Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC}$ = 2.375V to 3.465V, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.3V <sub>CC</sub>	V
I <sub>IH</sub>	Input High Current	CLK_SELA, CLK_SELB	V <sub>CC</sub> = V <sub>IN</sub>			150	μΑ
I <sub>IL</sub>	Input Low Current	CLK_SELA, CLK_SELB	V <sub>CC</sub> = V <sub>IN</sub>	-150			μΑ

Table 4C. LVCMOS/LVTTL DC Characteristics,  $V_{CC}$  = 0V,  $V_{EE}$  = -3.465V to -2.375V,  $T_A$  = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage			0.3V <sub>EE</sub>		0.3	V
V <sub>IL</sub>	Input Low Voltage			V <sub>EE</sub> - 0.3		0.7V <sub>EE</sub>	V
I <sub>IH</sub>	Input High Current	CLK_SELA, CLK_SELB	$V_{CC} = V_{IN}$			150	μΑ
I <sub>IL</sub>	Input Low Current	CLK_SELA, CLK_SELB	V <sub>CC</sub> = V <sub>IN</sub>	-150			μΑ

## Table 4D. LVPECL DC Characteristics, $V_{\rm CC}$ = 2.375V to 3.465V, $V_{\rm EE}$ = 0V, $T_{\rm A}$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLKA[0:1], CLKB	$V_{CC} = V_{IN}$			200	μΑ
IH	input riigii Current	CLKA[0:1], CLKB	$V_{CC} = V_{IN}$			200	μΑ
		CLKA[0:1], CLKB	$V_{CC} = 3.465V,$ $V_{IN} = 0V$	-200			μΑ
I <sub>IL</sub>	Input Low Current	CLKA[0:1], CLKB	$V_{CC} = 3.465V,$ $V_{IN} = 0V$	-200			μΑ
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.2	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			1.2		V <sub>CC</sub>	V
V <sub>OH</sub>	Output High Curren	t; NOTE 3		V <sub>CC</sub> – 1.125	V <sub>CC</sub> - 1.005	V <sub>CC</sub> - 0.92	V
V <sub>OL</sub>	Output Low Current; NOTE 3			V <sub>CC</sub> – 1.895	V <sub>CC</sub> – 1.78	V <sub>CC</sub> – 1.62	V
V <sub>SWING</sub>	Peak-to-Peak Outp	ut Voltage Swing		0.6		1.0	V

NOTE 1: Common mode input voltage is defined as  $V_{IH}$ . NOTE 2: For single-ended applications, the maximum input voltage for CLKx,  $\overline{CLKx}$  is  $V_{CC}$  + 0.3V.

NOTE 3: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  – 2V.

### **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{\rm CC}$  = 2.375V to 3.465V,  $V_{\rm EE}$  = 0V or  $V_{\rm CC}$  = 0V,  $V_{\rm EE}$  = -3.465V to -2.375V,  $T_{\rm A}$  = -40°C to 85°C

Parameter	Symbol		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency					3.2	GHz
	Propagation Delay;	QA/QA		225	335	445	ps
t <sub>PD</sub>	NOTE 1	QBx/QBx		195	305	420	ps
tsk(pp)	Part-to-Part Skew; N	OTE 2, 3				200	ps
MUX_ISOLATION	MUX Isolation; NOT	E 4			55		dB
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		20% to 80%	75	155	245	ps

All parameters are measured  $\leq$  1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions.

Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Measured using standard LVPECL input at 622MHz.

### **Parameter Measurement Information**



**LVPECL Output Load AC Test Circuit** 


- tsk(pp)




**Part-to-Part Skew** 

Part 1


Qx Part 2



**Output Rise/Fall Time** 



**Differential Input Level** 



**Propagation Delay** 

### **Application Information**

### Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{CC}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{CC} = 3.3V$ , V\_REF should be 1.25V and R2/R1 = 0.609.




Figure 1. Single-Ended Signal Driving Differential Input

### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **CLK/CLK** INPUTS

For applications not requiring the use of the differential input, both CLK and  $\overline{\text{CLK}}$  can be left floating. Though not required, but for additional protection, a  $1\text{k}\Omega$  resistor can be tied from CLK to ground.

#### **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **Differential Clock Input Interface**

The CLK/CLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 2A to 2F* show interface examples for the HiPerClockS CLK/CLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver

component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2A. HiPerClockS CLK/CLK Input
Driven by an IDT Open Emitter
HiPerClockS LVHSTL Driver




Figure 2B. HiPerClockS CLK/CLK Input
Driven by a 3.3V LVPECL Driver




Figure 2C. HiPerClockS CLK/CLK Input
Driven by a 3.3V LVPECL Driver




Figure 2D. HiPerClockS CLK/CLK Input Driven by a 3.3V LVDS Driver




Figure 2E. HiPerClockS CLK/CLK Input Driven by a 3.3V HCSL Driver




Figure 2F. HiPerClockS CLK/CLK Input Driven by a 2.5V SSTL Driver

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are

application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadfame Base Package, Amkor Technology.




Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and  $\overline{\text{FOUT}}$  are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

## **Termination for 2.5V LVPECL Outputs**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to

ground level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example





Figure 5C. 2.5V LVPECL Driver Termination Example

### A Typical Application for the ICS85354

Used to connect a multi-rate PHY with the Tx/Rx pins of an SFP Module.


Problem Addressed: How to map the 2 Tx/Rx pairs of the multi-rate PHY to the single Tx/Rx pair on the SFP Module.



### Mode 1, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.


Bold red lines \_\_\_\_\_ are active connections highlighting the signal path.



# Mode 2, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.

Bold red lines \_\_\_\_\_ are active connections highlighting the signal path.



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS85354. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS85354 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 50mA = 173.25mW
- Power (outputs)<sub>MAX</sub> = 27.83mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 27.83mW = 111.3mW

Total Power\_MAX (3.3V, with all outputs switching) =173.25mW + 111.3mW = 284.55mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.285\text{W} * 51.5^{\circ}\text{C/W} = 99.7^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resitance  $\theta_{JA}$  for 24 Lead TSSOP, Forced Convection

$\theta_{\sf JA}$ vs. Air Flow					
Linear Feet per Minute	0				
Multi-Layer PCB, JEDEC Standard Test Boards	51.5°C/W				

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.




Figure 5. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$   $(V_{CC\_MAX} V_{OH\_MAX}) = 1.009V$
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CC\_MAX</sub> 1.78V
   (V<sub>CC\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.78V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 1.005V)/50\Omega] * 1.005V = 20mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.78V)/50\Omega] * 1.78V = 7.83mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 27.83mW

## **Reliability Information**

Table 7.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 16 Lead VFQFN


θ <sub>JA</sub> by Velocity					
Linear Feet per Minute	0				
Multi-Layer PCB, JEDEC Standard Test Boards	51.5°C/W				

#### **Transistor Count**

The transistor count for ICS85354 is: 210

## **Package Outline and Package Dimension**

### Package Outline - K Suffix for 16 Lead VFQFN



**Table 8. Package Dimensions** 

JEDEC Variation: VEED-2/-4 All Dimensions in Millimeters						
Symbol	Minimum	Maximum				
N	16					
Α	0.80	1.00				
A1	0	0.05				
А3	0.25 Ref.					
b	0.18	0.30				
N <sub>D</sub> & N <sub>E</sub>	4					
D & E	3.00 Basic					
D2 & E2	1.00	1.80				
е	0.50 Basic					
L	0.30	0.50				

Reference Document: JEDEC Publication 95, MO-220

## **Ordering Information**

#### **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85354AK	354A	16 Lead VFQFN	Tube	-40°C to 85°C
85354AKT	354A	16 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C
85354AKLF	54AL	"Lead-Free" 16 Lead VFQFN	Tube	-40°C to 85°C
85354AKLFT	54AL	"Lead-Free" 16 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В	T4D	4	LVPECL Characteristics Table - added min. & max. values to VOH and VOL.	5/6/05
С	T4D	4 6 7	LVPECL Characteristics Table - deleted VBB row. Added Recommendations for Unused Input and Output Pins. Corrected Differential Clock Input Interface section.	10/5/05
С	Т9	16	Ordering Information Table - corrected Shipping Packaging from Tray to Tube.	3/14/06
С	Т8	9 15	Added Thermal Release Path Application Note. Package Dimensions Table - corrected D2/E2 dimensions from 0.25min/1.25max. to 1.0min/1.8max. Updated format throughout the datasheet.	5/3/07
С		8 9 16	Updated Differential Clock Input Interface section. Updated Thermal Release Path section. Updated Package Outline.	2/19/08

## Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia

Integrated Device Technology IDT (S) Pte. Ltd. 1 Kallang Sector, #07-01/06 Kolam Ayer Industrial Park Singapore 349276 +65 67443356 Fax: +65 67441764

#### Japan

NIPPON IDT KK Sanbancho Tokyu, Bld. 7F, 8-1 Sanbancho Chiyoda-ku, Tokyo 102-0075 +81 3 3221 9822 Fax: +81 3 3221 9824

# **Europe**IDT Europe, Limited

321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 37885 idteurope@idt.com

