

## SmartMesh IP Node 2.4GHz 802.15.4e Wireless Mote-on-Chip

### **NETWORK FEATURES**

- Complete Radio Transceiver, Embedded Processor, and Networking Software for Forming a Self-Healing Mesh Network
- SmartMesh® Networks Incorporate:
  - Time Synchronized Network-Wide Scheduling
  - Per Transmission Frequency Hopping
  - Redundant Spatially Diverse Topologies
  - Network-Wide Reliability and Power Optimization
  - NIST Certified Security
- SmartMesh Networks Deliver
  - >99.999% Network Reliability Achieved in the Most Challenging RF Environments
  - Sub 50µA Routing Nodes
- Compliant to 6LoWPAN Internet Protocol (IP) and IEEE 802.15.4e Standards

### LTC5800-IPM FEATURES

- Industry-Leading Low Power Radio Technology
  - 4.5mA to Receive a Packet
  - 9.7mA to Transmit at 8dBm
- PCB Module Versions Available (LTP5901/ LTP5902-IPM) with RF Modular Certifications
- 2.4GHz, IEEE 802.15.4e System-on-Chip
- 72-Pin 10mm × 10mm QFN Package
- Micrium µCOS-II Real Time Operating System based On-Chip Software Development Kit

### DESCRIPTION

SmartMesh IP™ wireless sensor networks are self managing, low power internet protocol (IP) networks built from wireless nodes called motes. The LTC®5800-IPM is the IP mote product in the Eterna®\* family of IEEE 802.15.4e System-on-Chip (SoC) solutions, featuring a highly-integrated, low power radio design by Dust Networks® as well as an ARM Cortex-M3 32-bit microprocessor running Dust's embedded SmartMesh IP networking software.

The LTC5800-IPM SoC features an on-chip power amplifier (PA) and transceiver, requiring only power supply decoupling, crystals, and antenna with matching circuitry to create a complete wireless node.


With Dust's time-synchronized SmartMesh IP networks, all motes in the network may route, source or terminate data, while providing many years of battery powered operation. The SmartMesh IP software provided with the LTC5800-IPM is fully tested and validated, and is readily configured via a software Application Programming Interface.

SmartMesh IP motes deliver a highly flexible network with proven reliability and low power performance in an easy-to-integrate platform.

77, LT, LTC, LTM, Linear Technology, the Linear logo, Dust, Dust Networks, SmartMesh and Eterna are registered trademarks and LTP, the Dust Networks logo, SmartMesh IP and Moteon-Chip are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7375594, 7420980, 7529217, 7791419, 7881239, 7898322, 8222965.

\* Eterna is Dust Networks' low power radio SoC architecture.

## TYPICAL APPLICATION





## LTC5800-IPM

## TABLE OF CONTENTS

Network Features	. 1
LTC5800-IPM Features	1
Typical Application	1
Description	1
SmartMesh Network Overview	3
Absolute Maximum Ratings	4
Order Information	4
Pin Configuration	4
Recommended Operating Conditions	5
DC Characteristics	
Radio Specifications	5
Radio Receiver Characteristics	6
Radio Transmitter Characteristics	6
Digital I/O Characteristics	7
Temperature Sensor Characteristics	7
Analog Input Chain Characteristics	7
System Characteristics	8
UART AC Characteristics	
TIMEn AC Characteristics	
Radio_Inhibit AC Characteristics	
Flash AC Characteristics	10
Flash SPI Slave AC Characteristics	11
SPI Master AC Characteristics	12
I <sup>2</sup> C AC Characteristics	13
Typical Performance Characteristics	15
Pin Functions	20


Operation	26
Power Supply	
Supply Monitoring and Reset	
Precision Timing	
Application Time Synchronization	
Time References	
Radio	
UARTs	
Autonomous MAC	
Security	
Temperature Sensor	
Radio Inhibit	
Flash Programming	
FLASH Data Retention	
State Diagram	30
SPI Master	
I <sup>2</sup> C Master	33
1-Wire Master	
Applications Information	33
Modes of Operation	
Slave Mode	33
Master Mode	33
On-Chip SDK (OCSDK)	33
Regulatory and Standards Compliance	34
Soldering Information	34
Related Documentation	35
Package Description	36
Revision History	37
Typical Application	38
Rolated Parts	20

### SMARTMESH NETWORK OVERVIEW

A SmartMesh network consists of a self-forming multi-hop mesh of nodes, known as motes, which collect and relay data, and a network manager that monitors and manages network performance and security, and exchanges data with a host application.

SmartMesh networks communicate using a time slotted channel hopping (TSCH) link layer, pioneered by Dust Networks. In a TSCH network, all motes in the network are synchronized to within less than a millisecond. Time in the network is organized into time slots, which enables collision-free packet exchange and per-transmission channel-hopping. In a SmartMesh network, every device has one or more parents (e.g. mote 3 has motes 1 and 2 as parents) that provide redundant paths to overcome communications interruption due to interference, physical obstruction or multi-path fading. If a packet transmission fails on one path, the next retransmission may try on a different path and different RF channel.


A network begins to form when the network manager instructs its on-board Access Point (AP) radio to begin sending advertisements—packets that contain information that enables a device to synchronize to the network and request to join. This message exchange is part of the security handshake that establishes encrypted communications between the manager or application, and mote. Once motes have joined the network, they maintain synchronization through time corrections when a packet is acknowledged.



An ongoing discovery process ensures that the network continually discovers new paths as the RF conditions change. In addition, each mote in the network tracks performance statistics (e.g. quality of used paths, and lists of potential paths) and periodically sends that information to the network manager in packets called health reports.

The Network Manager uses health reports to continually optimize the network to maintain >99.999% data reliability even in the most challenging RF environments.

The use of TSCH allows SmartMesh devices to sleep in between scheduled communications and draw very little power in this state. Motes are only active in time slots where they are scheduled to transmit or receive, typically resulting in a duty cycle of < 1%. The optimization software in the Network Manager coordinates this schedule automatically. When combined with the Eterna low power radio, every mote in a SmartMesh network—even busy routing ones—can run on batteries for years. By default, all motes in a network are capable of routing traffic from other motes, which simplifies installation by avoiding the complexity of having distinct routers vs non-routing end nodes. Motes may be configured as non-routing to further reduce that particular mote's power consumption and to support a wide variety of network topologies.



At the heart of SmartMesh motes and network managers is the Eterna IEEE 802.15.4e System-on-Chip (SoC), featuring Dust Networks' highly integrated, low power radio design, plus an ARM Cortex-M3 32-bit microprocessor running SmartMesh networking software. The SmartMesh networking software comes fully compiled yet is configurable via a rich set of Application Programming Interfaces (APIs) which allows a host application to interact with the network, e.g. to transfer information to a device, to configure data publishing rates on one or more motes, or to monitor network state or performance metrics. Data publishing can be uniform or different for each device, with motes being able to publish infrequently or faster than once per second as needed.



## **ABSOLUTE MAXIMUM RATINGS**


(Note 1)

Supply Voltage on VSUPPLY4.20V
Input Voltage on AI_0/1/2/3 Inputs1.80V
Voltage on Any Digital I/O Pin0.3V to V <sub>SUPPLY</sub> + 0.3V
Input RF Level10dBm
Storage Temperature Range (Note 3) –55°C to 125°C
Junction Temperature (Note 3) 125°C
Operating Temperature Range
LTC5800I40°C to 85°C
LTC5800H–55°C to 105°C

CAUTION: This part is sensitive to electrostatic discharge (ESD). It is very important that proper ESD precautions be observed when handling the LTC5800-IPM.

## PIN CONFIGURATION

Pin functions shown in italics are currently not supported in software.



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC5800IWR-IPMA#PBF	LTC5800IWR-IPMA#PBF	LTC5800WR-IPMA	72-Lead (10mm × 10mm × 0.85mm) Plastic QFN	-40°C to 85°C
LTC5800HWR-IPMA#PBF	LTC5800HWR-IPMA#PBF	LTC5800WR-IPMA	72-Lead (10mm × 10mm × 0.85mm) Plastic QFN	-55°C to 105°C

<sup>\*</sup>The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

This product is only offered in trays. For more information go to: http://www.linear.com/packaging/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



## **RECOMMENDED OPERATING CONDITIONS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>SUPPLY</sub>	Supply Voltage	Including Noise and Load Regulation	•	2.1		3.76	V
	Supply Noise	Requires Recommended RLC Filter, 50Hz to 2MHz	•			250	mV
	Operating Relative Humidity	Non-condensing	•	10		90	% RH
	Temperature Ramp Rate	While Operating in Network	•	-8		+8	°C/min

## **DC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

OPERATION/STATE	CONDITIONS	MIN TYP MAX	UNITS
Reset	After Power-on Reset	1.2	μА
Power-on Reset	During Power-on Reset, Maximum 750µs + VSUPPLY Rise Time from 1V to 1.9V	12	mA
Doze	RAM on, ARM Cortex-M3, Flash, Radio, and Peripherals Off, All Data and State Retained, 32.768kHz Reference Active	1.2	μА
Deep Sleep	RAM on, ARM Cortex-M3, Flash, Radio, and Peripherals Off, All Data and State Retained, 32.768kHz Reference Inactive	0.8	μА
In-Circuit Programming	RESETn and FLASH_P_ENn Asserted, IPCS_SCK @ 8MHz	20	mA
Peak Operating Current +8dBm +0dBm	System Operating at 14.7MHz, Radio Transmitting, During Flash Write. Maximum duration 4.33 ms.	30 26	mA mA
Active	ARM Cortex M3, RAM and Flash Operating, Radio and All Other Peripherals Off. Clock Frequency of CPU and Peripherals Set to 7.3728MHz, VCORE = 1.2V	1.3	mA
Flash Write	Single Bank Flash Write	3.7	mA
Flash Erase	Single Bank Page or Mass Erase	2.5	mA
Radio Tx +0dBm (LTC5800I) +0dBm (LTC5800H) +8dBm (LTC5800I) +8dBm (LTC5800H)	Current With Autonomous MAC Managing Radio Operation, CPU Inactive. Clock Frequency of CPU and Peripherals Set to 7.3728MHz.	5.4 5.6 9.7 9.9	mA mA mA mA
Radio Rx LTC5800I LTC5800H	Current With Autonomous MAC Managing Radio Operation, CPU Inactive. Clock Frequency of CPU and Peripherals Set to 7.3728MHz.	4.5 4.7	mA mA

## **RADIO SPECIFICATIONS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	PARAMETER CONDITIONS			TYP	MAX	UNITS
Frequency Band		•	2.4000		2.4835	GHz
Number of Channels		•		15		
Channel Separation		•		5		MHz
Channel Center Frequency	Where k = 11 to 25, as Defined by IEEE.802.15.4	•	2405 + 5•(k-11)			MHz
Raw Data Rate		•	250			kbps
Antenna Pin ESD Protection	HBM Per JEDEC JESD22-A114F		±1000			V
Range (Note 4) Indoor Outdoor Free Space	25°C, 50% RH, +2dBi Omni-Directional Antenna, Antenna 2m Above Ground			100 300 1200		m m m



# **RADIO RECEIVER CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Receiver Sensitivity	Packet Error Rate (PER) = 1% (Note 5)		-93		dBm
Receiver Sensitivity	PER = 50%		-95		dBm
Saturation	Maximum Input Level the Receiver Will Properly Receive Packets		0		dBm
Adjacent Channel Rejection (High Side)	Desired Signal at -82dBm, Adjacent Modulated Channel 5MHz Above the Desired Signal, PER = 1% (Note 5)		22		dBc
Adjacent Channel Rejection (Low Side)	Desired Signal at -82dBm, Adjacent Modulated Channel 5MHz Below the Desired Signal, PER = 1% (Note 5)		19		dBc
Alternate Channel Rejection (High Side)	Desired Signal at -82dBm, Alternate Modulated Channel 10MHz Above the Desired Signal, PER = 1% (Note 5)		40		dBc
Alternate Channel Rejection (Low Side)	Desired Signal at -82dBm, Alternate Modulated Channel 10MHz Below the Desired Signal, PER = 1% (Note 5)		36		dBc
Second Alternate Channel Rejection	Desired Signal at –82dBm, Second Alternate Modulated Channel Either 15MHz Above or Below, PER = 1% (Note 5)		42		dBc
Co-Channel Rejection	Desired Signal at –82dBm, Undesired Signal is an 802.15.4 Modulated Signal at the Same Frequency, PER = 1%		-6		dBc
LO Feed Through			-55		dBm
Frequency Error Tolerance (Note 6)			±50		ppm
Symbol Error Tolerance			±50		ppm
Received Signal Strength Indicator (RSSI) Input Range			−90 to −10		dBm
RSSI Accuracy			±6		dB
RSSI Resolution			1		dB

# **RADIO TRANSMITTER CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Power High Calibrated Setting Low Calibrated Setting	Delivered to a 50Ω load		8		dBm dBm
Spurious Emissions	Conducted Measurement with a 50Ω Single-Ended Load, +8dBm Output Power. All Measurements Made with Max Hold. RF Implementation Per Eterna Reference Design				
30MHz to 1000MHz 1GHz to 12.75GHz 2.4GHz ISM Upper Band Edge (Peak) 2.4GHz ISM Upper Band Edge (Average) 2.4GHz ISM Lower Band Edge	$\begin{aligned} R_{BW} &= 120 \text{kHz},  V_{BW} = 100 \text{Hz} \\ R_{BW} &= 1 \text{MHz},  V_{BW} = 3 \text{MHz} \\ R_{BW} &= 1 \text{MHz},  V_{BW} = 3 \text{MHz} \\ R_{BW} &= 1 \text{MHz},  V_{BW} = 10 \text{Hz} \\ R_{BW} &= 100 \text{kHz},  V_{BW} = 100 \text{kHz} \end{aligned}$		<-70 -45 -37 -49 -45		dBm dBm dBm dBm dBc
Harmonic Emissions 2nd Harmonic 3rd Harmonic	Conducted Measurement Delivered to a $50\Omega$ Load, Resolution Bandwidth = 1MHz, Video Bandwidth = 1MHz, RF Implementation Per Eterna Reference Design		-50 -45		dBm dBm

LINEAR TECHNOLOGY

## **DIGITAL I/O CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 7)		MIN	TYP MAX	UNITS
V <sub>IL</sub>	Low Level Input Voltage		•	-0.3	0.6	V
V <sub>IH</sub>	High Level Input Voltage	(Note 8)	•	VSUPPLY - 0.3	VSUPPLY + 0.3	V
$V_{0L}$	Low Level Output Voltage	Type 1, I <sub>OL(MAX)</sub> = 1.2mA	•		0.4	V
	Low Level Output Voltage	Type 2, Low Drive, I <sub>OL(MAX)</sub> = 2.2mA	•		0.4	V
	Low Level Output Voltage	Type 2, High Drive, I <sub>OL(MAX)</sub> = 4.5mA	•		0.4	V
V <sub>OH</sub>	High Level Output Voltage	Type 1, $I_{OH(MAX)} = -0.8mA$	•	VSUPPLY - 0.3	VSUPPLY + 0.3	V
	High Level Output Voltage	Type 2, Low Drive, $I_{OH(MAX)} = -1.6mA$	•	VSUPPLY - 0.3	VSUPPLY + 0.3	V
	High Level Output Voltage	Type 2, High Drive, $I_{OH(MAX)} = -3.2mA$	•	VSUPPLY - 0.3	VSUPPLY + 0.3	V
	Input Leakage Current	Input Driven to VSUPPLY or GND			50	nA
	Pull-Up/Pull-Down Resistance				50	kΩ

## **TEMPERATURE SENSOR CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	CONDITIONS	I	ЛIN	TYP	MAX	UNITS
Offset	Temperature Offset Error at 25°C			±0.25		°C
Slope Error				±0.033		°C/°C

# **RNALOG INPUT CHAIN CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Variable Gain Amplifier Gain Gain Error		1		8 2	%
DNL	Offset-Digital to Analog Converter (DAC) Full-Scale Resolution Differential Non-Linearity			1.80 4	2.7	V Bits mV
DNL INL	Analog to Digital Converter (ADC) Full-Scale, Signal Resolution Offset Differential Non-Linearity Integral Non-Linearity Settling Time Conversion Time Current Consumption	Mid-Scale 10kΩ Source Impedance		1.80 1.8 1.4	12 1 1 10 20	V mV LSB LSB LSB µs µs
	Analog Inputs (Note 8) Load Series Input Resistance			20 1		pF kΩ




# **SYSTEM CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ and $V_{\text{SUPPLY}} = 3.6 \text{V}$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Doze to Active State Transition				5		μs
	Doze to Radio Tx or Rx				1.2		ms
Q <sub>CCA</sub>	Charge to Sample RF Channel RSSI	Charge Consumed Starting from Doze State and Completing an RSSI Measurement			4		μC
$\overline{Q_{MAX}}$	Largest Atomic Charge Operation	Flash Erase, 21ms Max Duration	•			200	μС
	RESETn Pulse Width		•	125			μs

# $\begin{array}{ll} \textbf{UART AC CHARACTERISTICS} & \textbf{The } \bullet \textbf{ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$C$ and $V_{SUPPLY} = 3.6$V$ unless otherwise noted. (Note 13) \\ \end{array}$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Permitted R <sub>X</sub> Baud Rate Error	Both Application Programming Interface (API) and Command Line Interface (CLI) UARTs	•	-2		2	%
	Generated T <sub>X</sub> Baud Rate Error	Both API and CLI UARTs	•	-1		1	%
t <sub>RX_RTS</sub> to RX_CTS	Assertion of UART_RX_RTSn to Assertion of UART_RX_CTSn, or Negation of UART_RX_RTSn to Negation of UART_RX_CTSn		•	0		2	ms
t <sub>RX_CTS</sub> to RX	Assertion of UART_RX_CTSn to Start of Byte		•	0		20	ms
t <sub>EOP to RX_RTS</sub>	End of Packet (End of the Last Stop Bit) to Negation of UART_RX_RTSn		•	0		22	ms
t <sub>BEG_TX_RTS</sub> to TX_CTS	Assertion of UART_TX_RTSn to Assertion of UART_TX_CTSn		•	0		22	ms
t <sub>END_TX_RTS</sub> to TX_CTS	Negation of UART_TX_RTSn to Negation of UART_TX_CTSn	Mode 2 Only				22	ms
t <sub>END_TX_CTS</sub> to TX_RTS	Negation of UART_TX_CTSn to Negation of UART_TX_RTSn	Mode 4 Only		2			Bit Period
t <sub>TX_CTS to TX</sub>	Assertion of UART_TX_CTSn to Start of Byte		•	0		2	Bit Period
t <sub>EOP to TX_RTS</sub>	End of Packet (End of the Last Stop Bit) to Negation of UART_TX_RTSn		•	0		1	Bit Period
t <sub>RX_INTERBYTE</sub>	Receive Inter-Byte Delay		•			100	ms
t <sub>RX_INTERPACKET</sub>	Receive Inter-Packet Delay		•	20			ms
t <sub>TX_INTERPACKET</sub>	Transmit Inter-Packet Delay		•	1			Bit Period
t <sub>TX to TX_CTS</sub>	Start of Byte to Negation of UART_TX_CTSn		•	0			ns

## **UART AC CHARACTERISTICS**






Figure 1. API UART Timing

# **TIMEN AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>STROBE</sub>	TIMEn Signal Strobe Width		•	125			μs
t <sub>RESPONSE</sub>	Delay from Rising Edge of TIMEn to the Start of Time Packet on API UART		•	0		100	ms
t <sub>TIME_HOLD</sub>	Delay from End of Time Packet on API UART to Falling Edge of Subsequent TIMEn		•	0			ns
	Timestamp Resolution (Note 10)		•		1		μs
	Network-Wide Time Accuracy (Note 11)		•		±5		μs




Figure 2. Timestamp Timing



## **RADIO\_INHIBIT AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>RADIO_OFF</sub>	Delay from Rising Edge of RADIO_INHIBIT to Radio Disabled		•			20	ms
t <sub>RADIO_INHIBIT_STROBE</sub>	Maximum RADIO_INHIBIT Strobe Width		•			2	S




Figure 3. RADIO\_INHIBIT Timing

## **FLASH AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>WRITE</sub>	Time to Write a 32-Bit Word (Note 12)		•			21	μs
t <sub>PAGE_ERASE</sub>	Time to Erase a 2kB Page (Note 12)		•			21	ms
t <sub>MASS_ERASE</sub>	Time to Erase 256kB Flash Bank (Note 12)		•			21	ms
	Data Retention	25°C		100			Years
		85°C		20			Years
		105°C		8			Years

# **FLASH SPI SLAVE AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>FP_EN_to_RESET</sub>	Setup from Assertion of FLASH_P_ENn to Assertion of RESETn	•	0			ns
t <sub>FP_ENTER</sub>	Delay from the Assertion RESETn to the First Falling Edge of IPCS_SSn	•	125			μѕ
t <sub>FP_EXIT</sub>	Delay from the Completion of the Last Flash SPI Slave Transaction to the Negation of RESETn and FLASH_P_ENn (Note 13)		10			μѕ
$t_{SSS}$	IPCS_SSn Setup to the Leading Edge of IPCS_SCK	•	15			ns
t <sub>SSH</sub>	IPCS_SSn Hold from Trailing Edge of IPCS_SCK	•	15			ns
t <sub>CK</sub>	IPCS_SCK Period	•	300			ns
t <sub>DIS</sub>	IPCS_MOSI Data Setup	•	15			ns
t <sub>DIH</sub>	IPCS_MOSI Data Hold	•	5			ns
t <sub>DOV</sub>	IPCS_MISO Data Valid	•	-5		30	ns
t <sub>OFF</sub>	IPCS_MISO Data Tri-State from Trailing Edge of IPCS_SSn	•	0		30	ns




Figure 4. Flash Programming Interface Timing

# **SPI MASTER AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>SSS</sub>	SPIM_SSXn Setup to the Leading Edge of SPIM_SCK	•	t <sub>CK-30</sub>			ns
t <sub>SSH</sub>	SPIM_SSXn Hold from Trailing Edge of SPIM_SCK	•	t <sub>CK-30</sub>			ns
t <sub>CK</sub>	SPIM_SCK Period	•	268			ns
t <sub>DIS</sub>	SPIM_MOSI Data Setup	•	30			ns
t <sub>DIH</sub>	SPIM_MOSI Data Hold	•	5			ns
t <sub>DOV</sub>	SPIM_MISO Data Valid	•	-5		30	ns
t <sub>OFF</sub>	SPIM_MISO Data Tri-State from Trailing Edge of SPIM_SSXn	•	0		30	ns




Figure 5. SPI Master Timing - CPHA = 0




Figure 6. SPI Master Timing - CPHA = 1

# I<sup>2</sup>C AC CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}$ C and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SCL</sub>	SCL Frequency	184kHz Operation 92kHz Operation		184.3 92.2	188 94	kHz	
t <sub>HD_STA</sub>	Start Hold Time (SCL from SDA)	184kHz Operation 92kHz Operation	•	1 2			μѕ
t <sub>SU_STA</sub>	Setup Time for a Repeated Start	184kHz Operation, 750ns SCL Rise Time 92kHz Operation, 1.5µs SCL Rise Time	•	300 600			ns
t <sub>HD_DAT</sub>	Data Hold Time	184kHz Operation 92kHz Operation	•	1 2			μѕ
t <sub>SU_DAT</sub>	Data Setup Time	184kHz Operation 92kHz Operation	•	1 2			μѕ
t <sub>SU_STO</sub>	Setup Time for Stop Condition	184kHz Operation 92kHz Operation	•	1 2			μѕ




Figure 7. I<sup>2</sup>C Master Timing

## **1-WIRE MASTER**The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>RSTL</sub>	Reset Low		•	527	556	584	μs
t <sub>PS</sub>	Presense Sample		•	60.1	69.4	79	μs
t <sub>BIT_PERIOD</sub>	1_WIRE Data Bit Period		•	82	86.8	92	μs
t <sub>LOW0</sub>	1_WIRE Write Data 0 Low Width		•	65	69	82	μs
t <sub>LOW1</sub>	1_WIRE Write Data 1 Low Width		•	8.2	8.7	9.2	μs
t <sub>LOWR</sub>	1_WIRE Read Data Low Width		•	8.2	8.7	9.2	μs
t <sub>RS</sub>	Read Sample from 1_WIRE Low		•	13.2	14.6	15.0	μs




Figure 8. 1-Wire Master Timing

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** ESD (electrostatic discharge) sensitive device. ESD protection devices are used extensively internal to Eterna. However, high electrostatic discharge can damage or degrade the device. Use proper ESD handling precautions.

**Note 3:** Extended storage at high temperature is discouraged, as this negatively affects the data retention of Eterna's calibration data. See the FLASH Data Retention section for details.

**Note 4:** Actual RF range is subject to a number of installation-specific variables including, but not restricted to ambient temperature, relative humidity, presence of active interference sources, line-of-sight obstacles, and near-presence of objects (for example, trees, walls, signage, and so on) that may induce multipath fading. As a result, range varies.

**Note 5:** As Specified by IEEE Std. 802.15.4-2006: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (LR-WPANs) <a href="http://standards.ieee.org/findstds/standard/802.15.4-2011.html">http://standards.ieee.org/findstds/standard/802.15.4-2011.html</a>

**Note 6:** IEEE Std. 802.15.4-2006 requires transmitters to maintain a frequency tolerance of better than ±40 ppm.

**Note 7:** Per pin IO types are provided in the Pin Functions section.

Note 8: VIH maximum voltage input must respect the  $V_{\mbox{SUPPLY}}$  maximum voltage specification.

**Note 9:** The analog inputs to the ADC can be modeled as a series resistor to a capacitor. At a minimum the entire circuit, including the source impedance for the signal driving the analog input should be designed to settle to within ½ LSB within the sampling window to match the performance of the ADC.

**Note 10:** See the SmartMesh IP Mote API Guide for the timeIndication notification definition.

**Note 11:** Network time accuracy is a statistical measure and varies over the temperature range, reporting rate and the location of the device relative to the manager in the network. See the Typical Performance Characteristics section for a more detailed description.

**Note 12:** Code execution from flash banks being written or erased is suspended until completion of the flash operation.

Note 13: Guaranteed by design. Not production tested.

LINEAR TECHNOLOGY

Network motes typically route through at least two parents the traffic destined for the manager. The supply current graphs shown in Figure 9 include a parameter called descendants. In these graphs the term descendants is short for traffic-weighted descendants and refers to an amount of activity equivalent to the number of descendants if all of the network traffic directed to the mote in question. Generally the number of descendants of a parent is more, typically 2x or more, than the number of traffic-weighted descendants. For example, with reference to Figure 10 mote P1 has 0.75 traffic-weighted descendants. To obtain this value notice that mote D1 routes half its packets through mote P1 adding 0.5 to the traffic-weighted descendant value; the other half of D1's traffic is routed through its other parent, P2. Mote D2 routes half its packets through mote D1 (the other half going through parent P3), which we know routes half its packets to mote P1, adding another 0.25 to the traffic-weighted descendant value for a total traffic-weighted descendant value of 0.75.

As described in the Application Time Synchronization section, Eterna provides two mechanisms for applications to maintain a time base across a network. The synchronization performance plots that follow were generated using the more precise TIMEn input. Publishing rate is the rate a mote application sends upstream data. Synchronization improves as the publishing rate increases. Baseline synchronization performance is provided for a network operating with a publishing rate of zero. Actual performance for applications in network will improve as publishing rates increase. All synchronization testing

was performed with the 1-hop mote inside a temperature chamber. Timing errors due to temperature changes and temperature differences both between the manager and this mote and between this mote and its descendents therefore propagated down through the network. The synchronization of the 3-hop and 5-hop motes to the manager was then affected by the temperature ramps even though they were at room temperature. For 2°C/minute testing the temperature chamber was cycled between –40°C and 85°C at this rate for 24 hours. For 8°C/minute testing, the temperature chamber was rapidly cycled between 85°C and 45°C for 8 hours, followed by rapid cycling between –5°C and 45°C for 8 hours, and lastly, rapid cycling between –40°C and 15°C for 8 hours.






Figure 10. Example Network Graph










Figure 9




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 1 Hop, Room Temperature




## TIMEn Synchronization Error O Packet/s Publishing Rate,




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 1 Hop, 8°C/Min




#### TIMEN Synchronization Error O Packet/s Publishing Rate, 3 Hops, Room Temperature




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 3 Hops, 2°C/Min



#### TIMEn Synchronization Error O Packet/s Publishing Rate, 3 Hops, 8°C/Min




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 5 Hops, Room Temperature




#### 5800IPM G

#### TIMEn Synchronization Error O Packet/s Publishing Rate, 5 Hops, 2°C/Min




#### 5800IPM G

#### TIMEn Synchronization Error O Packet/s Publishing Rate, 5 Hops, 8°C/Min







TIMEn Synchronization Error 1 Packet/s Publishing Rate, 1 Hop, Room Temperature




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 3 Hops, Room Temperature




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 5 Hops, Room Temperature




TIMEn Synchronization Error 1 Packet/s Publishing Rate,




TIMEN Synchronization Error 1 Packet/s Publishing Rate, 3 Hops, 2°C/Min




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 5 Hops, 2°C/Min




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 1 Hop, 8°C/Min



TIMEn Synchronization Error 1 Packet/s Publishing Rate, 3 Hops, 8°C/Min




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 5 Hops, 8°C/Min




As described in the SmartMesh Network Overview section, devices in network spend the vast majority of their time inactive in their lowest power state (doze). On a synchronous schedule a mote will wake to communicate with another mote. Regularly occurring sequences which wake, perform a significant function and return to sleep are considered atomic. These operations are considered atomic as the sequence of events can not be separated into smaller events while performing a useful function. For example, transmission of a packet over the radio is an atomic operation. Atomic operations may be characterized in either charge or energy. In a time slot where a mote successfully sends a packet, an atomic transmit includes setup prior to sending the message, sending the message, receiving the acknowledgment and the post processing needed as a result of the message being sent. Similarly in a time slot when a mote successfully receives a packet, an atomic receive includes setup prior to listening, listening until the start of the packet transition, receiving the packet, sending the acknowledgement and post processing required due to the arrival of the packet.

To ensure reliability each mote in the network is provided multiple time slots for each packet it nominally will send and forward. The time slots are assigned to communicate upstream, toward the manager, with at least two different motes. When combined with frequency hopping this provides temporal, spatial and spectral redundancy. Given this approach a mote will often listen for a message that it will never receive, since the time slot is not being used by the transmitting mote. It has already successfully transmitted the packet. Since typically 3 time slots are scheduled for every 1 packet to be sent or forwarded, motes will perform more of these atomic "idle listens" than atomic transmit or atomic receive sequences. Examples of transmit, receive and idle listen atomic operations are shown in Figure 11.

Atomic Operation - Maximum Length Transmit at Pout=8dBm with Acknowledge, 7.25ms Time Slot (54.5µC Total Charge at 3.6V)



Atomic Operation - Maximum Length Receive with Acknowledge Pout=8dBm, 7.25ms Time Slot (32.6µC Total Charge at 3.6V)



Atomic Operation - Idle Listen, 7.25ms Time Slot (6.4µC Total Charge at 3.6V)




Figure 11



## **PIN FUNCTIONS** Pin functions shown in italics are currently not supported in software.

The following table organizes the pins by functional groups. For those I/O with multiple functions the alternate functions are shown on the second and third line in their respective row. The **No** column provides the pin number. The second column lists the function. The Type column

lists the I/O type. The I/O column lists the direction of the signal relative to Eterna. The Pull column shows which signals have a fixed passive pull-up or pull-down. The **Description** column provides a brief signal description.

Radio TX Active (External PA Enable/Switch Control), Active Low

General Purpose Digital I/O

Single-Ended Antenna Port,  $50\Omega$ 

NO	POWER SUPPLY	TYPE	I/O	PULL	DESCRIPTION
Р	GND	Power	-	-	Ground Connection, P = QFN Paddle
2	CAP_PA_1P	Power	-	-	PA DC/DC Converter Capacitor 1 Plus Terminal
3	CAP_PA_1M	Power	-	-	PA DC/DC Converter Capacitor 1 Minus Terminal
4	CAP_PA_2M	Power	-	-	PA DC/DC Converter Capacitor 2 Minus Terminal
5	CAP_PA_2P	Power	-	-	PA DC/DC Converter Capacitor 2 Plus Terminal
6	CAP_PA_3P	Power	-	-	PA DC/DC Converter Capacitor 3 Plus Terminal
7	CAP_PA_3M	Power	-	-	PA DC/DC Converter Capacitor 3 Minus Terminal
8	CAP_PA_4M	Power	-	-	PA DC/DC Converter Capacitor 4 Minus Terminal
9	CAP_PA_4P	Power	-	-	PA DC/DC Converter Capacitor 4 Plus Terminal
10	VDDPA	Power	-	-	Internal Power Amplifier Power Supply, Bypass
30	VDDA	Power	-	-	Regulated Analog Supply, Bypass
31	VCORE	Power	-	-	Regulated Core Supply, Bypass
32	VOSC	Power	-	-	Regulated Oscillator Supply, Bypass
54	VPP	Test			Internal Regulator Test Port
56	VPRIME	Power	-	-	Internal Primary Power Supply, Bypass
57	CAP_PRIME_4P	Power	-	-	Primary DC/DC Converter Capacitor 4 Plus Terminal
58	CAP_PRIME_4M	Power	-	-	Primary DC/DC Converter Capacitor 4 Minus Terminal
59	CAP_PRIME_3M	Power	-	-	Primary DC/DC Converter Capacitor 3 Minus Terminal
60	CAP_PRIME_3P	Power	-	-	Primary DC/DC Converter Capacitor 3 Plus Terminal
61	CAP_PRIME_2P	Power	-	-	Primary DC/DC Converter Capacitor 2 Plus Terminal
62	CAP_PRIME_2M	Power	-	-	Primary DC/DC Converter Capacitor 2 Minus Terminal
63	CAP_PRIME_1M	Power	-	-	Primary DC/DC Converter Capacitor 1 Minus Terminal
64	CAP_PRIME_1P	Power	-	-	Primary DC/DC Converter Capacitor 1 Plus Terminal
65	VSUPPLY	Power	-	-	Power Supply Input to Eterna
NO	RADIO	TYPE	I/O	PULL	DESCRIPTION
1	RADIO_INHIBIT	1 (Note 14)	I	-	Radio Inhibit
11	LNA_EN	1	0	-	External LNA Enable
	GPI017		1/0	-	General Purpose Digital I/O
12	RADIO_TX GPI018	1	0 I/0	-	Radio TX Active (External PA Enable/Switch Control)  General Purpose Digital I/O

RADIO\_TXn

GPI019

ANTENNA

1

0

1/0

## **PIN FUNCTIONS** Pin functions shown in italics are currently not supported in software.

NO	ANALOG	TYPE	I/O	PULL	DESCRIPTION
15	AI_0	Analog	I	-	Analog Input 0
16	AI_1	Analog	I	-	Analog Input 1
17	AI_3	Analog	I	-	Analog Input 3
18	AI_2	Analog		-	Analog Input 2
-	CRYSTALS	TYPE	I/O	PULL	DESCRIPTION
	OSC_32K_XOUT	Crystal	I	-	32 kHz Crystal Xout
	OSC_32K_XIN	Crystal	I	-	32 kHz Crystal Xin
	OSC_20M_XIN	Crystal	I	-	20 MHz Crystal Xin
29	OSC_20M_XOUT	Crystal	I	-	20 MHz Crystal Xout
NO	DEGET	TVDE	1/0	DIII	DESCRIPTION
	RESET	TYPE	I/O	PULL	DESCRIPTION  React leave Assistance
_22	RESETn	1	I	UP	Reset Input, Active Low
NO	JTAG	TYPE	I/O	PULL	DESCRIPTION
23	TDI	1	I	UP	JTAG Test Data In
24	TD0	1	0	-	JTAG Test Data Out
25	TMS	1	I	UP	JTAG Test Mode Select
26	TCK	1	I	DOWN	JTAG Test Clock
NΩ	GPIOS (NOTE 14)	TYPE	I/O	PULL	DESCRIPTION
_					
27	DP4 (GPI023)	1	1/0	-	General Purpose Digital I/O
_				- - -	
27	DP4 (GPI023)  DP3 (GPI022) <i>TIMER8_EXT</i> DP2 (GPI021)	1	I/0 I/0 I/0		General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter General Purpose Digital I/O
27 33 34	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT	1 1	1/0 1/0 1/0 1/0	- - - -	General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter General Purpose Digital I/O External Input to Low Power Timer/Counter
27 33 34	DP4 (GPI023)  DP3 (GPI022) <i>TIMER8_EXT</i> DP2 (GPI021)	1	I/0 I/0 I/0		General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter General Purpose Digital I/O
27 33 34	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)	1 1	I/O I/O I/O I/O I/O	- - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O
27 33 34 36	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n	1 1 1	1/0 1/0 1/0 1/0 1/0 0	- - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low
27 33 34 36 48	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT	1 1 1 1	1/0 1/0 1/0 1 1/0 0 1/0 1	- - - - - -	General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter  General Purpose Digital I/O External Input to Low Power Timer/Counter  General Purpose Digital I/O SPI Master Slave Select 2, Active Low General purpose digital I/O External Input to 16-Bit Timer/Counter
27 33 34 36 48	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)	1 1 1	1/0 1/0 1/0 1/0 1/0 0	- - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O
27 33 34 36 48	DP4 (GPI023)  DP3 (GPI022)  **TIMER8_EXT**  DP2 (GPI021)  **LPTIMER_EXT*  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  **TIMER16_EXT*  SPECIAL PURPOSE	1 1 1 1 1 TYPE	1/0 1/0 1 1/0 1 1/0 0 1/0 1	- - - - - - - -	General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter  General Purpose Digital I/O External Input to Low Power Timer/Counter  General Purpose Digital I/O SPI Master Slave Select 2, Active Low General purpose digital I/O External Input to 16-Bit Timer/Counter
27 33 34 36 48	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT  SPECIAL PURPOSE  SLEEPn  GPI014  PWM0	1 1 1 1 1 TYPE	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0	- - - - - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator 0
27 33 34 36 48 <b>NO</b> 35	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT  SPECIAL PURPOSE  SLEEPn  GPI014  PWM0  TIMER16_OUT	1 1 1 1 1 TYPE 1 (Note 14)	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0 0	- - - - - - - - - PULL	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator O  16-Bit Timer/Counter Match Output/PWM Output
27 33 34 36 48 <b>NO</b> 35	DP4 (GPI023)  DP3 (GPI022)  **TIMER8_EXT**  DP2 (GPI021)  **LPTIMER_EXT*  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  **TIMER16_EXT*   SPECIAL PURPOSE  **SLEEPn  GPI014  PWM0  **TIMER16_OUT  GPI016	1 1 1 1 1 TYPE 1 (Note 14)	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0		General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator O  16-Bit Timer/Counter Match Output/PWM Output  General Purpose Digital I/O
27 33 34 36 48 <b>NO</b> 35	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT  SPECIAL PURPOSE  SLEEPn  GPI014  PWM0  TIMER16_OUT	1 1 1 1 1 TYPE 1 (Note 14)	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0 0	- - - - - - - - - - - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator O  16-Bit Timer/Counter Match Output/PWM Output
27 33 34 36 48 <b>NO</b> 35 49	DP4 (GPI023)  DP3 (GPI022)  **TIMER8_EXT**  DP2 (GPI021)  **LPTIMER_EXT*  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  **TIMER16_EXT*   SPECIAL PURPOSE  **SLEEPn  GPI014  PWM0  **TIMER16_OUT  GPI016	1 1 1 1 1 TYPE 1 (Note 14)	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0 0		General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator O  16-Bit Timer/Counter Match Output/PWM Output  General Purpose Digital I/O
27 33 34 36 48 <b>NO</b> 35 49	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT   SPECIAL PURPOSE  SLEEPn  GPI014  PWM0  TIMER16_OUT  GPI016  TIMEN	1 1 1 1 1 1 1 1 (Note 14)	1/0	- - - - - - - - - - - - - - - - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator 0  16-Bit Timer/Counter Match Output/PWM Output  General Purpose Digital I/O  Time Capture Request, Active Low



## **PIN FUNCTIONS** Pin functions shown in italics are currently not supported in software.

NO	SPI MASTER	TYPE	I/O	PULL	DESCRIPTION
39	SPIM_MISO GPI011	1	I I/0	-	SPI Master (MISO) Master In Slave Out Port General Purpose Digital I/O
41	SPIM_MOSI	2	0	-	SPI Master (MOSI) Master Out Slave In Port
41	GPI010	۷	1/0	-	General Purpose Digital I/O
43	SPIM_SCK	2	0	-	SPI Master (SCK) Serial Clock Port
	GPI09		I/O	-	General Purpose Digital I/O
46	SPIM_SS_1n GPI013	1	0 I/0	-	SPI Master Slave Select 1, Active Low General Purpose Digital I/O
47	SPIM_SS_0n	1	0	-	SPI Master Slave Select 0, Active Low
	GPI012		I/O	-	General Purpose Digital I/O
NO	IPCS SPI/FLASH PROGRAMMING (NOTE 1	6) TYPE	I/O	PULL	DESCRIPTION
40	IPCS_MISO	2	0	-	SPI Flash Emulation (MISO) Master In Slave Out Port
	TIMER16_OUT   GPI06		0 I/0	-	16-Bit Timer/Counter Match Output/PWM Output General Purpose Digital I/O
42	IPCS_MOSI	1	I	-	SPI Flash Emulation (MOSI) Master Out Slave In Port
	TIMER16_EXT		1	-	External Input to 16-bit Timer/Counter
	GPI05		1/0	-	General Purpose Digital I/O
44	IPCS_SCK TIMER8_EXT	1		-	SPI Flash Emulation (SCK) Serial Clock Port  External Input to 8-Bit Timer/Counter
	GPI04		1/0	-	General Purpose Digital I/O
45	IPCS_SSn	1	I	-	SPI Flash Emulation Slave Select, Active Low
	LPTIMER_EXT		/ I/0	-	External Input to Low Power Timer/Counter
55	GPI03 FLASH_P_ENn	1	1/0	- UP	General Purpose Digital I/O Flash Program Enable, Active Low
	T LASTI_F _LINII		'	UF	Trasti Frogram Enable, Active Low
NO	I <sup>2</sup> C/1-WIRE/SPI SLAVE	TYPE	I/O	PULL	DESCRIPTION
50	SPIS_MISO	2	0	-	SPI Slave (MISO) Master In Slave Out Port CLI UART 1 Transmit
	<i>UARTC1_TX</i>   1_WIRE		1/0	-	1 Wire Master
51	SPIS_MOSI	1	1	-	SPI Slave (MOSI) Master Out Slave In Port
	UARTC1_RX		1	-	CLI UART 1 Receive
	GPIO26	0	1/0	-	General Purpose Digital I/O
52	SPIS_SCK SCL	2	/ I/0	-	SPI Slave (SCK) Serial Clock Port   12C Serial Clock
53	SPIS_SSn	2	1	-	SPI Slave Select, Active Low
	SDA		1/0	-	I2C Serial Data
NO	API UART	TYPE	I/O	PULL	DESCRIPTION
66	UART_RX_RTSn	1 (Note 14)	I	-	UART Receive (RTS) Request to Send, Active Low
67	UART_RX_CTSn	1	0	-	UART Receive (CTS) Clear to Send, Active Low
68	UART_RX	1 (Note 14)	- 1	-	UART Receive
69	UART_TX_RTSn	1	0	-	UART Transmit (RTS) Request to Send, Active Low
70	UART_TX_CTSn	1 (Note 14)	I	-	UART Transmit (CTS) Clear to Send, Active Low
71	UART_TX	2	0	-	UART Transmit

**Note 14:** These inputs are always enabled and must be driven or pulled to a valid state to avoid leakage.

Note 15: See also pins 40, 42, 44, and 45 for additional GPIO ports.

**Note 16:** Embedded programming over the IPCS SPI bus is only avaliable when RESETn is asserted.



## PIN FUNCTIONS

**VSUPPLY:** System and I/O Power Supply. Provides power to the chip including the on-chip DC/DC converters. The digital-interface I/O voltages are also set by this voltage. Bypass with  $2.2\mu\text{F}$  and  $0.1\mu\text{F}$  to ensure the DC/DC converters operate properly.

**VDDPA:** PA-Converter Bypass Pin. A 0.47µF cap should be connected from VDDPA to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VDDA:** Analog-Regulator Bypass Pin. A 0.1µF cap should be connected from VDDA to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VCORE:** Core-Regulator Bypass Pin. A 56nF cap should be connected from VCORE to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VOSC:** Oscillator-Regulator Bypass Pin. A 56nF cap should be connected from VOSC to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VPP:** Maunufacturing Test port for internal regulator. Do not connect anything to this pin.

**VPRIME:** Primary-Converter Bypass Pin. A 0.22µF cap should be connected from VPRIME to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VBGAP:** Bandgap Reference Output. Used for testing and calibration. Do not connect anything to this pin.

**CAP\_PA\_1P, CAP\_PA\_1M through CAP\_PA\_4P, CAP\_PA\_4M:** Dedicated Power-Amplifier DC/DC Converter Capacitor Pins. These pins are used when the radio is transmitting to efficiently convert VSUPPLY to the proper voltage for the power amplifier. A 56nF cap should be connected between each P and M pair. Trace length should be as short as feasible.

CAP\_PRIME\_1P, CAP\_PRIME\_1M through CAP\_PRIME\_4P, CAP\_PRIME\_4M: Primary DC/DC Converter Capacitor Pins. These pins are used when the device is awake to efficiently convert VSUPPLY to the proper voltage for the three on-chip low-dropout regulators. A 56nF cap should be connected between each P and M pair. Trace length should be as short as feasible.

**RADIO\_INHIBIT:** RADIO\_INHIBIT provides a mechanism for an external device to temporarily disable radio operation. Failure to observe the timing requirements defined in the Radio\_Inhibit AC Characteristics table, may result in unreliable network operation. In designs where the RADIO\_INHIBIT function is not needed the input must either be tied, pulled or actively driven low to avoid excess leakage.

**LNA\_ENABLE**, **RADIO\_TX**, **RADIO\_TXn**: Control signals generated by the autonomous MAC supporting the integration of an external LNA/PA. See the Eterna Extended Range Reference Design for implementation details.

**ANTENNA:** Multiplexed Receiver Input and Transmitter Output Pin. The impedance presented to the antenna pin should be  $50\Omega$ , single-ended with respect to paddle ground. To ensure regulatory compliance of the final product please see the Eterna Integration Guide for filtering requirements. The antenna pin should not have a DC path to ground; AC blocking must be included if a DC-grounded antenna is used.

Al\_0, Al\_1, Al\_2, Al\_3: Analog Inputs. These pins are multiplexed to the analog input chain. The analog input chain, as shown in Figure 12, is software-configurable and includes a variable-gain amplifier, an offset-DAC for adjusting input range, and a 10b ADC. Valid input range is between 0 to 1.8V. Analog inputs can be sampled as described in the On-Chip Software Development Kit (On-Chip SDK).




Figure 12. Analog Input Chain



### PIN FUNCTIONS

**OSC\_32K\_XOUT:** Output Pin for the 32kHz Oscillator. Connect to 32kHz quartz crystal. The OSC\_32K\_XOUT and OSC\_32K\_XIN traces must be well-shielded from other signals, both on the same PCB layer and lower PCB layers, as shown in Figure 13.




Figure 13. PCB Top Metal Layer Shielding of Crystal Signals

**OSC\_32K\_XIN:** Input for the 32kHz Oscillator. Connect to 32kHz quartz crystal. The OSC\_32K\_XOUT and OSC\_32K\_XIN traces must be well-shielded from other signals, both on the same PCB layer and lower PCB layers, as shown in Figure 13.

**OSC\_20M\_XOUT:** Output for the 20MHz Oscillator. Connect only to a supported 20MHz quartz crystal. The OSC\_20M\_XOUT and OSC\_20M\_XIN traces must be well-shielded from other signals, as shown in Figure 13. See the Eterna Integration Guide for supported crystals.

**OSC\_20M\_XIN:** Input for the 20MHz Oscillator. Connect only to a supported 20MHz quartz crystal. The OSC\_20M\_ XOUT and OSC\_20M\_XIN traces must be well-shielded from other signals, both on the same PCB layer and lower PCB layers, as shown in Figure 13.

**RESETn:** The asynchronous reset signal is internally pulled up. Resetting Eterna will result in the ARM Cortex M3 rebooting and loss of network connectivity. Use of this signal for resetting Eterna is not recommended except during power-on and in-circuit programming.

**TMS**, **TCK**, **TDI**, **TDO**: JTAG Port Supporting Software Debug and Boundary Scan. An IEEE Std 1149.1b-1994 compliant Boundary Scan Definition Language (BDSL) file for the WR QFN72 package can be found here.

**SLEEPn:** The SLEEPn function is not currently supported in software. The SLEEPn input must either be tied, pulled or actively driven high to avoid excess leakage.

**UART\_RX, UART\_RX\_RTSn, UART\_RX\_CTSn, UART\_TX, UART\_TX\_RTSn, UART\_TX\_CTSn:** The API UART interface includes bi-directional wake up and flow control. Unused input signals must be driven or pulled to their inactive state.

**TIMEn:** Strobing the TIMEn input is the most accurate method to acquire the network time maintained by Eterna. Eterna latches the network timestamp with sub-microsecond resolution on the rising edge of the TIMEn signal and produces a packet on the API serial port containing the timing information.

**UARTCO\_RX**, **UARTCO\_TX**: The CLI UART provides a mechanism for monitoring, configuration and control of Eterna during operation. For a complete description of the supported commands see the SmartMesh IP Mote CLI Guide.

**GPI00**, **GPI03** - **GPI06**, **GPI09** - **GPI013**, **GPI016**, **GPI020** - **GPI023**, **GPI026**: General purpose IO that can be sampled or driven as described in the On-Chip Software Development Kit (On-Chip SDK).



## PIN FUNCTIONS

**FLASH\_P\_ENn, IPCS\_SSn, IPCS\_SCK, IPCS\_MISO, IPCS\_SSn:** The In-circuit Programming Control System (IPCS) bus enables in-circuit programming of Eterna's flash memory. IPCS\_SCK is a clock and should be terminated appropriately for the driving source to prevent overshoot and ringing.

SPIM\_CLK, SPIM\_MISO, SPIM\_MOSI, SPIM\_SS\_On, SPIM\_SS\_1n, SPIM\_SS\_4n: The SPI Master bus with support for up to three SPI slave devices, via the On-Chip Software Development Kit (On-Chip SDK) provides an interface to SPI peripheral slave devices. The SPI interface is syncrhonous to SPIM\_CLK, which should be treated as a clock singal and terminated appropriately.

**1\_WIRE**: The 1-Wire master clock/data/power signal. See the On-Chip Software Development Kit (On-Chip SDK) for details on operating the 1-Wire Master controller.

**SCL**, **SDA**: The I<sup>2</sup>C bus SCL and SDA should be externally pulled to VSUPPLY with a  $10k\Omega$  resistor. See the On-Chip Software Development Kit (On-Chip SDK) for details on operating the 1-Wire Master controller.



The LTC5800 is the world's most energy-efficient IEEE 802.15.4 compliant platform, enabling battery and energy harvested applications. With a powerful 32-bit ARM Cortex™-M3, best-in-class radio, flash, RAM and purposebuilt peripherals, Eterna provides a flexible, scalable and robust networking solution for applications demanding minimal energy consumption and data reliability in even the most challenging RF environments.

Shown in Figure 14, Eterna integrates purpose-built peripherals that excel in both low operating-energy consumption and the ability to rapidly and precisely cycle between operating and low-power states. Items in the gray shaded region labeled "Analog Core" correspond to the analog/RF components.

#### **POWER SUPPLY**

Eterna is powered from a single pin, VSUPPLY, which powers the I/O cells and is also used to generate internal supplies. Eterna's two on-chip DC/DC converters minimize energy consumption while the device is awake. To conserve power the DC/DC converters are disabled when the device is in low-power state. Integrated power supply conditioning, including the two integrated DC/DC converters and three integrated low-dropout regulators, provides excellent rejection of supply noise. Eterna's operating supply voltage range is high enough to support direct connection to lithium-thionyl chloride (Li-SOCl<sub>2</sub>) sources and wide enough to support battery operation over a broad temperature range.




Figure 14. Eterna Block Diagram

LINEAR

#### SUPPLY MONITORING AND RESET

Eterna integrates a Power-on reset (PoR) circuit. As the RESETn input pin is nominally configured with an internal pull-up resistor, no connection is required. For a graceful shutdown, the software and the networking layers should be cleanly halted via API commands prior to assertion of the RESETn pin. See the SmartMesh IP Mote API Guide for details on the disconnect and reset commands. Eterna includes a soft brown-out monitor that fully protects the flash from corruption in the event that power is removed while writing to flash. Integrated flash supervisory functionality, in conjunction with a fault tolerant file system, yields a robust nonvolatile storage solution.

#### PRECISION TIMING

Eterna's unique low power dedicated timing hardware and timing algorithms provides a significant improvement over competing 802.15.4 product offerings. This functionality provides timing precision two to three orders of magnitude better than any other low-power solution available at the time of publication. Improved timing accuracy allows motes to minimize the amount of radio listening time required to ensure packet reception thereby lowering even further the power consumed by SmartMesh networks. Eterna's patented timing hardware and timing algorithms provide superior performance over rapid temperature changes, further differentiating Eterna's reliability when compared with other wireless products. In addition, precise timing enables networks to reduce spectral dead time, increasing total network throughput.

#### APPLICATION TIME SYNCHRONIZATION

In addition to coordinating time slots across the network, which is transparent to the user, Eterna's timing management is used to support two mechanisms to share network time. Having an accurate, shared, network-wide time base enables events to be accurately time stamped or tasks to be performed in a synchronized fashion across a network. Eterna will send a time packet through its serial interface when one of the following occurs:

- Eterna receives an API request to read time
- The TIMEn signal is asserted

The use of TIMEn has the advantage of being more accurate. The value of the timestamp is captured in hardware relative to the rising edge of TIMEn. If an API request is used, due to packet processing, the value of the timestamp may be captured several milliseconds after receipt of the packet. See the TIMEn AC Characteristics section for the TIMEn function's definition and specifications.

#### **TIME REFERENCES**

Eterna includes three clock sources: an internal relaxation oscillator, a low power oscillator designed for a 32.768kHz crystal, and the radio reference oscillator designed for a 20MHz crystal.

#### **Relaxation Oscillator**

The relaxation oscillator is the primary clock source for Eterna, providing the clock for the CPU, memory subsystems, and all peripherals. The internal relaxation oscillator is dynamically calibrated to 7.3728MHz. The internal relaxation oscillator typically starts up in a few µs, providing an expedient, low-energy method for duty cycling between active and low power states. Quick start-up from the doze state, defined in the State Diagram section, allows Eterna to wake up and receive data over the UART and SPI interfaces by simply detecting activity on the appropriate signals.

#### 32.768kHz Crystal

Once Eterna is powered up and the 32.768kHz crystal source has begun oscillating, the 32.768kHz crystal remains operational while in the Active state, and is used as the timing basis when in Doze state. See the State Diagram section, for a description of Eterna's operational states.

#### 20MHz Crystal

The 20MHz crystal source provides a frequency reference for the radio, and is automatically enabled and disabled by Eterna as needed. Eterna requires specific characterized 20MHz crystal references. See the the Eterna Integration Guide for a complete list of the currently supported 20MHz crystals.



#### **RADIO**

Eterna includes the lowest-power commercially available 2.4GHz IEEE 802.15.4e radio by a substantial margin. (Please refer to the Radio Specifications section for power consumption numbers.). Eterna's integrated power amplifier is calibrated and temperature-compensated to consistently provide power at a limit suitable for worldwide radio certifications. Additionally, Eterna uniquely includes a hardware-based autonomous MAC that handles precise sequencing of peripherals, including the transmitter, the receiver, and advanced encryption standard (AES) peripherals. The hardware-based autonomous media access controller (MAC) minimizes CPU activity, thereby further decreasing power consumption.

#### **UARTS**

The principal network interface is through the application programming interface (API) UART. A command-line interface (CLI) is also provided for support of test and debug functions. Both UARTs sense activity continuously, consuming virtually no power until data is transferred and automatically returning to their lowest power state after the conclusion of a transfer. The definition for packet encoding on the API UART interface can be found in the SmartMesh IP Mote API Guide and the CLI command definitions can be found in the SmartMesh IP Mote CLI Guide.

#### **API UART Protocols**

The API UART supports multiple modes with the goal of supporting a wide range of companion multipoint control units (MCUs) while reducing power consumption of the system. As a general rule, higher serial data rates translate into lower energy consumption for both endpoints. The API UART receive protocol includes two additional signals in addition to UART\_RX: UART\_RX\_RTSn and UART\_RX\_CTSn. The transmit half of the API UART protocol includes two additional signals in addition to UART\_TX: UART\_TX\_RTSn and UART\_TX\_CTSn. The two supported protocols are referred to as UART Mode 2 and UART Mode 4. Mode setting is controlled via the Fuse Table.

In the Figures accompanying the protocol descriptions, signals driven by the companion processor are drawn in black and signals driven by Eterna are drawn in blue.

#### **UART Mode 2**

UART Mode 2 provides the most energy-efficient method for operating Eterna's API UART. UART Mode 2 requires the use of all six UART signals, but does not require adherence to the minimum inter-packet delay as defined in the UART AC Characteristics section. UART Mode 2 incorporates edge-sensitive flow control, at either 9600 or 115200 baud. Packets are HDLC encoded with one stop bit and no parity bit. The flow control signals for Eterna's API receive path are shown in Figure 15. Transfers are initiated by the companion processor asserting UART\_RX\_RTSn. Eterna then responds by enabling the UART and asserting UART RX CTSn. After detecting the assertion of UART RX CTSn the companion processor sends the entire packet. Following the transmission of the final byte in the packet, the companion processor negates UART RX RTSn and waits until the negation of UART RX CTSn before asserting UART RX RTSn again.

The flow control signals for Eterna's API transmit path are shown in Figure 16. Transfers are initiated by Eterna asserting UART\_TX\_RTSn. The companion processor responds by asserting UART\_TX\_CTSn when ready to receive data. After detecting the falling edge of UART\_TX\_CTSn Eterna sends the entire packet. Following the transmission of the final byte in the packet Eterna negates UART\_TX\_RTSn and waits until the negation of UART\_TX\_CTSn before asserting UART\_TX\_RTSn again. The companion processor may negate UART\_TX\_CTSn any time after the first byte is transferred provided the time out from UART\_TX\_RTSn to UART\_TX\_CTSn, tend TX RTS to TX CTS, is met.




Figure 15. UART Mode 2 Receive Flow Control




Figure 16. UART Mode 2 Transmit Flow Control



#### **UART Mode 4**

UART Mode 4 incorporates level-sensitive flow control on the TX channel and requires no flow control on the RX channel, supporting both 9600 and 115200 baud. The use of level-sensitive flow control signals enables data rates above 9600 baud with the option of using a reduced set of the flow control signals; however, Mode 4 has specific limitations. First, The use of the RX flow control signals (UART\_RX\_RTSn and UART\_RX\_CTSn) for Mode 4 are optional provided the use is limited to the industrial temperature range (-40°C to 85°C); otherwise, the flow control is mandatory. If RX flow control signals are not used, UART RX RTSn should be tied to VSUPPLY (inactive) and UART RX CTSn should be left unconnected. Second, unless the companion processor is always ready to receive a packet, the companion processor must negate UART TX CTSn prior to the end of the current packet. Failure to negate UART TX CTSn prior to the end of a packet may result in back to back packets. Third, the companion processor must wait at least t<sub>RX</sub> INTERPACKET between transmitting packets on UART\_RX. See the **UART AC Characteristics** section for complete timing specifications. Packets are HDLC encoded with one stop bit and no parity bit. The flow control signals for the TX channel are shown in Figure 17. Transfers are initiated by Eterna asserting UART TX RTSn. The UART TX CTSn signal may be actively driven by the companion processor when ready to receive a packet or UART TX CTSn may be tied low if the companion processor is always ready to receive a packet. After detecting a logic '0' on UART TX CTSn Eterna sends the entire packet, Following the transmission of the final byte in the packet Eterna negates UART\_TX\_RTSn and waits for ttx\_INTERPACKET, defined in the UART AC Characteristics section, before asserting UART TX RTSn again.




Figure 17. UART Mode 4 Transmit Flow Control

For details on the timing of the UART protocol, see the UART AC Characteristics section.

#### **CLI UART**

The command line interface (CLI) UART port is a two wire protocol (TX and RX) that operates at a fixed 9600 baud rate with one stop bit and no parity. The CLI UART interface is intended to support command line instructions and response activity.

#### **AUTONOMOUS MAC**

Eterna was designed as a system solution to provide a reliable, ultralow power, and secure network. A reliable network capable of dynamically optimizing operation over changing environments requires solutions that are far too complex to completely support through hardware acceleration alone. As described in the Precision Timing section, proper time management is essential for optimizing a solution that is both low power and reliable. To address these requirements Eterna includes the Autonomous MAC, which incorporates a co-processor for controlling all of the time-critical radio operations. The Autonomous MAC provides two benefits: first, preventing variable software latency from affecting network timing and second, greatly reducing system power consumption by allowing the CPU to remain inactive during the majority of the radio activity. The Autonomous MAC, provides software-independent timing control of the radio and radio-related functions, resulting in superior reliability and exceptionally low power.

#### **SECURITY**

Network security is an often overlooked component of a complete network solution. Proper implementation of security protocols is significant in terms of both engineering effort and market value in an OEM product. Eterna system solutions provide a FIPS-140 compliant encryption scheme that includes authentication and encryption at the MAC and network layers with separate keys for each mote. This not only yields end-to-end security, but if a mote is somehow compromised, communication from other motes is still secure. A mechanism for secure key exchange allows keys to be kept fresh. To prevent physical attacks, Eterna includes hardware support for





electronically locking devices, thereby preventing access to Eterna's flash and RAM memory and thus the keys and code stored therein. This lock-out feature also provides a means to securely unlock a device should support of a product require access. For details see the Board Specific Configuration Guide.

#### **TEMPERATURE SENSOR**

Eterna includes a calibrated temperature sensor on chip. The temperature readings are available locally through Eterna's serial API, in addition to being available via the network manager. The performance characteristics of the temperature sensor can be found in the Typical Performance Characteristics section.

#### **RADIO INHIBIT**

The RADIO\_INHIBIT input enables an external controller to temporarily disable the radio software drivers (for example, to take a sensor reading that is susceptible to radio interference). When RADIO\_INHIBIT is asserted the software radio drivers will disallow radio operations including clear channel assessment, packet transmits, or packet receipts. If the current timeslot is active when RADIO\_INHIBIT is asserted the radio will be diabled after the present operation completes. For details on the timing associated with RADIO\_INHIBIT, see the Radio\_Inhibit AC Characteristics section.

#### FLASH PROGRAMMING

This product is provided without software programmed into the device. OEMs will need to program software images during development and manufacturing. Eterna's software images are loaded via the In-Circuit Programming Control System (IPCS) SPI interface. Sequencing of RESETn and FLASH\_P\_ENn, as described in the Flash SPI Slave AC Characteristics section, places Eterna in a state emulating a serial flash to support in-circuit programming. Hardware and software for supporting development and production programming of devices is described in the Eterna Serial Programmer Guide. The serial protocol, SPI, and timing parameters are described in the Flash SPI Slave AC Characteristics section.

#### FLASH DATA RETENTION

Eterna contains internal flash (non-volatile memory) to store calibration results, unique ID, configuration settings and software images. Flash retention is specified over the operating temperature range. See the Electrical Characteristics and Absolute Maximum Ratings sections.

Non destructive storage above the operating temperature range of -55°C to 105°C is possible; although, this may result in a degradation of retention characteristics.

The degradation in flash retention for temperatures > 105°C can be approximated by calculating the dimensionless acceleration factor using the following equation.

$$AF = e^{\left[\left(\frac{Ea}{k}\right) \cdot \left(\frac{1}{T_{USE} + 273} - \frac{1}{T_{STRESS} + 273}\right)\right]}$$

where:

AF = acceleration factor

Ea = activation energy = 0.6eV

 $k = 8.625 \cdot 10^{-5} eV/^{\circ} K$ 

T<sub>USE</sub> = is the specified temperature retention in °C

T<sub>STRESS</sub> = actual storage temperature in °C

Example: Calculate the effect on retention when storing at a temperature of 125°C.

 $T_{STRESS} = 125$ °C

 $T_{\text{HSF}} = 85^{\circ}\text{C}$ 

AF = 7.1

So the overall retention of the flash would be degraded by a factor of 7.1, reducing data retention from 20 years at 85°C to 2.8 years at 125°C.

#### **STATE DIAGRAM**

In order to provide capabilities and flexibility in addition to ultra low power, Eterna operates in various states, as shown in Figure 18. State transitions shown in red are not recommended.

LINEAR TECHNOLOGY




Figure 18. Eterna State Diagram

#### **Fuse Table**

Eterna's Fuse Table is a 2kB page in flash that contains two data structures. One structure supports hardware configuration immediately following power-on reset or the assertion of RESETn. The second structure supports configuration of software board support parameters. Fuse Tables are generated via the Fuse Table application described in the Board Specific Configuration Guide. Hardware configuration of I/O immediately following poweron reset provides a method to minimize leakage due to floating nets prior to software configuration. I/O leakage can contribute hundreds of microamperes of leakage per input, potentially stressing current limited supplies. Examples of software board support parameters include setting of UART modes, clock sources and trim values. Fuse Tables are loaded into flash using the same software and in-circuit programmer used to load software images as described in the Eterna Serial Programmer Guide.

### Start-Up

Start-up occurs as a result of either crossing the power-on reset threshold or asserting RESETn. After the completion of power-on reset or the falling edge of an internally synchronized RESETn, Eterna loads its Fuse Table which, as described in the previous section, includes configuring I/O direction. In this state, Eterna checks the state of the FLASH\_P\_ENn and RESETn pins and enters the serial flash emulation mode if both signals are asserted. If the FLASH\_P\_ENn pin is not asserted but RESETn is asserted, Eterna automatically reduces its energy consumption to a minimum until RESETn is released. Once RESETn is de-asserted, Eterna goes through a boot sequence, and then enters the active state.

#### Serial Flash Emulation

When both RESETn and FLASH\_P\_ENn are asserted, Eterna disables normal operation and enters a mode to emulate the operation of a serial flash. In this mode, its flash can be programmed.

#### Operation

Once Eterna has completed start-up, Eterna transitions to the operational group of states (active/CPU active, active/CPU inactive, and doze). There, Eterna cycles between the various states, automatically selecting the lowest possible power state while fulfilling the demands of network operation.

#### **Active State**

In the active state, Eterna's relaxation oscillator is running and peripherals are enabled as needed. The ARM Cortex-M3 cycles between CPU-active and CPU-inactive (referred to in the ARM Cortex-M3 literature as sleep now mode). Eterna's extensive use of DMA and intelligent peripherals that independently move Eterna between active state and doze state minimizes the time the CPU is active, significantly reducing Eterna's energy consumption.

#### **Doze State**

The doze state consumes orders of magnitude less current than the active state and is entered when all of the peripherals and the CPU are inactive. In the doze state Eterna's full state is retained, timing is maintained, and Eterna is configured to detect, wake, and rapidly respond to activity on I/Os (such as UART signals and the TIMEn pin). In the doze state the 32.768kHz oscillator and associated timers are active.

#### **SPI MASTER**

The Eterna SPI master controller supports all configurations of clock polarity and phase, with a setable shift clock frequencies of 460.8kHz, 921.6kHz, 1.8432MHz, or 3.6864MHz. In addition the SPI master controller can be configured to repetatively issue commands and capture the corresponding output, enabling repetative sampling of signals from a SPI ADC or SPI sensor based upon a clock reference of better than ±50ppm. For implementation details refer to the On-Chip Software Development Kit (On-Chip SDK).

LINEAR TECHNOLOGY

### I<sup>2</sup>C MASTER

The I<sup>2</sup>C Master enables control of I<sup>2</sup>C slave devices, including support for clock stretching slaves. I<sup>2</sup>C Multimaster and bus arbitration protocols are not supported. For implementation details refer to the On-Chip Software Development Kit (On-Chip SDK).

#### 1-WIRE MASTER

The Eterna 1-Wire Master controller supports the reset, pressense detect, read and write 1-Wire protocol operations, incorporating an active pull-up. The active pull-up becomes active when the passive pull-up raises the voltage on the 1\_WIRE pin nominally above 1.4V, driving the 1\_WIRE signal as specified in Digital I/O Characteristics. For implementation details refer to the On-Chip Software Development Kit (On-Chip SDK).

## APPLICATIONS INFORMATION

#### MODES OF OPERATION

The SmartMesh IP Mote software can be operated in three distinct modes, namely, namely Slave, Master, and On-Chip SDK. Mode selection should be considered during the architecture/design phase of the development process.

#### Slave Mode

In Slave mode, the Eterna is connected to an external microprocessor through the API UART and is solely used as a networking device. None of the built in I/Os are accessible in this mode. Refer to the SmartMesh IP User's Guide for more detailed information.

#### **Master Mode**

In Master mode, no external uProcessor is required and a limited set of functionality is made available with no programming required on the device. The following features are available

- On-Chip Temperature Sensor
- 4 Analog Inputs
- 4 Digital Inputs
- 3 Digital Outputs

Refer to the SmartMesh IP User's Guide for more detailed information.

### On-Chip SDK (OCSDK)

The SmartMesh IP On-Chip Software Development Kit (On-Chip SDK) enables development of C-code applications for execution on the LTC5800-IPM, running Micrium's µCOS-II real-time operating system. With the On-Chip SDK, users may quickly and easily develop application code without the need for an external microprocessor.

Applications written within the On-Chip SDK may send and receive wireless messages through the mesh network; process data, such as statistical analysis; execute local decision-making and control; and manage the following peripherals:

- General Purpose Input-Output (GPIO) pins
- Analog-to-Digital Converter (ADC)
- Universal Asynchronous Receiver/Transmitter (UART)
- Serial Peripheral Interface (SPI) Master
- Inter-Integrated Circuit (I2C) Master
- 1-Wire Master

Network connectivity and quality of service is handled by the SmartMesh IP protocol stack. The SmartMesh IP stack comes as a pre-compiled library and delivers >99.999% data reliability while providing ultra low power operation.



## **APPLICATIONS INFORMATION**

#### REGULATORY AND STANDARDS COMPLIANCE

#### **Radio Certification**

Eterna is suitable for systems targeting compliance with worldwide radio frequency regulations: ETSI EN 300 328 and EN 300 440 class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan). Application Programming Interfaces (APIs) supporting regulatory testing are provided on both the API and CLI UART interfaces. The Eterna Certification User Guide provides:

- Reference information required for certification
- Test plans for common regulatory test cases
- Example CLI API calls
- Sample manual language and example label

## Compliance to Restriction of Hazardous Substances (RoHS)

Restriction of Hazardous Substances (RoHS) is a directive that places maximum concentration limits on the use of cadmium (Cd), lead (Pb), hexavalent chromium (Cr<sup>+6</sup>), mercury (Hg), Polybrominated Biphenyl (PBB), and Polybrominated Diphenyl Ethers (PBDE). Linear Technology is committed to meeting the requirements of the European Community directive 2002/95/EC.

This product has been specifically designed to utilize RoHS-compliant materials and to eliminate or reduce the use of restricted materials to comply with 2002/95/EC.

The RoHS-compliant design features include:

- RoHS-compliant solder for solder joints
- RoHS-compliant base metal alloys
- RoHS-compliant precious metal plating
- RoHS-compliant cable assemblies and connector choices
- Lead-free QFN package
- Halogen-free mold compound
- RoHS-compliant and 245°C re-flow compatible

Note: Customers may elect to use certain types of leadfree solder alloys in accordance with the European Community directive 2002/95/EC. Depending on the type of solder paste chosen, a corresponding process change to optimize reflow temperatures may be required.

#### **SOLDERING INFORMATION**

Eterna is suitable for both eutectic PbSn and RoHS-6 reflow. The maximum reflow soldering temperature is 260°C. A more detailed description of layout recommendations, assembly procedures and design considerations is included in the Eterna Integration Guide.



## RELATED DOCUMENTATION

TITLE	LOCATION	DESCRIPTION	
SmartMesh IP User's Guide	http://www.linear.com/docs/41880	User's guide for Smartmesh IP networks, managers and motes.	
SmartMesh IP Mote API Guide	http://www.linear.com/docs/41886	Definitions of the applications interface commands available over the API UART	
SmartMesh IP Mote CLI Guide	http://www.linear.com/docs/41885	Definitions of the command line interface commands available over the CLI UART	
Eterna Integration Guide	http://www.linear.com/docs/41874	Recommended practices for designing with the LTC5800-IPM	
Eterna Serial Programmer Guide	rna Serial Programmer Guide http://www.linear.com/docs/41876 User's guide for the Eterna Serial program programming of the LTC5800-IPM		
Board Specific Configuration Guide	http://www.linear.com/docs/41875	User's guide for the Eterna Board Specific Configuration application, used to configure the board specific parameters	
Eterna Certification User Guide	rna Certification User Guide http://www.linear.com/docs/42918 The essential documentation nece certifications, including examples		
SmartMesh IP Tools Guide	http://www.linear.com/docs/42453	The user's guide for all IP related tools, and specifically the definition for the On-chip Application Protocol (OAP)	




## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC5800-IPM#packaging for the most recent package drawings.

### WR Package 72-Lead QFN (10mm × 10mm)

(Reference LTC DWG # 05-08-1930 Rev A)




## **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	12/15	Added H-Grade Ordering Information and Product Specifications 4, 5, 29	
		Added SPI Master AC Characteristics	12
		Added I <sup>2</sup> C Master AC Characteristics	13
		Added 1-Wire Master section	14
		Added Overviews of On-Chip SDK Operation, SPI Master, I <sup>2</sup> C Master and 1-Wire Master Ports	32-33



## TYPICAL APPLICATION



## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LTC5800-IPRA	IP Wireless Mesh 32 Mote Manager	Manages Networks of Up to 32 SmartMesh IP Nodes.	
LTC5800-IPRB	IP Wireless Mesh 100 Mote Manager	Manages Networks of Up to 100 SmartMesh IP Nodes.	
LTP5901-IPMA	IP Wireless Mesh Mote PCB Module with Chip Antenna	Includes Modular Radio Certification in the United States, Canada, Europe, Japan, South Korea, Taiwan, India, Australia and New Zealand	
LTP5902-IPMA	IP Wireless Mesh Mote PCB Module with MMCX Antenna Connector	Includes Modular Radio Certification in the United States, Canada, Europe, Japan, South Korea, Taiwan, India, Australia and New Zealand	
LT6654	Precision High Output Drive Low Noise Reference	1.6ppm Peak-to-Peak Noise (0.1Hz to 10Hz), Sink/Source ±10mA, 5ppm/°C Max Drift	
LTC2379-18	18-Bit,1.6Msps/1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Differential Input, 101.2dB SNR, ±5V Input Range, DGC	
LTC3388-1/ LTC3388-3	20V High Efficiency Nanopower Step-Down Regulator	860nA $I_Q$ in Sleep, 2.7V to 20V Input, $V_{OUT} = 1.2V$ to 5.0V, Enable and Standby Pins	
LTC3588-1	C3588-1 Piezoelectric Energy Generator with Integrated High Efficiency Buck Converter $V_{IN} = 2.7V \text{ to } 20V, V_{OUT(MIN)} = \text{Fixed to } 1.8V/2.5V/3.3V/3.6V, I_Q = 3mm DFN-10 \text{ and MSOP-10E Packages}$		
LTC3108-1	TC3108-1 Ultralow Voltage Step-Up Converter and Power Manager $V_{IN} = 0.02V$ to 1V, $V_{OUT} = 2.5V/3V/3.7V/4.5V$ Fixed, $I_Q = 6\mu A$ , 3mm × 4m and SSOP-16 Packages		
LTC3459	Micropower Synchronous Boost Converter	$V_{IN}$ = 1.5V to 5.5V, $V_{OUT(MAX)}$ = 10V, $I_Q$ = 10 $\mu$ A, 2mm $\times$ 2mm DFN, 2mm $\times$ 3mm DFN or SOT-23 Package	

